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Abstract
Since the invention of wireless telegraphy by Marconi in 1897, wireless tech-
nology has not only been enhanced, but also has become an integral part of our
everyday lives. The first wireless mobile phone appeared around 1980. It was based
on first generation analog technology that involved the use of Frequency Division
Multiple Access (FDMA) techniques. Ten years later, second generation (2G) mo-
biles were dependent on Time Division Multiple Access (TDMA) techniques and
Code Division Multiple Access (CDMA) techniques. Nowadays, third generation
(3G) mobile systems depend on CDMA techniques to satisfy the need for faster, and
more capacious data transmission in mobile wireless networks. Wideband CDMA
(WCDMA) has become the major 3G air interface in the world. WCDMA employs
convolutional encoding to encode voice and MPEG4 applications in the baseband
transmitter at a maximum frequency of 2Mbps. To decode convolutional codes,
Andrew Viterbi invented the Viterbi Decoder (VD) in 1967. In 2G mobile termi-
nals, the VD consumes approximately one third of the power consumption of a
baseband mobile transceiver. Thus, in 3G mobile systems, it is essential to reduce
the power consumption of the VD.
Conceptually, the Register Exchange (RE) method is simpler and faster than the
Trace Back (TB) method for implementing the VD. However, in the RE method,
each bit in the memory must be read and rewritten for each bit of information
that is decoded. Therefore, the RE method is not appropriate for decoders with
long constraint lengths. Although researchers have focused on implementing and
optimizing the TB method, the RE method is focused on and modified in this thesis
to reduce the RE method’s power consumption.
This thesis proposes a novel modified RE method by adopting a pointer concept
for implementing the survivor memory unit (SMU) of the VD. A pointer is assigned
to each register or memory location. The contents of the pointer which points to
one register is altered to point to a second register, instead of copying the contents
of the first register to the second. When the pointer concept is applied to the RE’s
SMU implementation (modified RE), there is no need to copy the contents of the
SMU and rewrite them, but one row of memory is still needed for each state of the
VD. Thus, the VDs in CDMA systems require 256 rows of memory. Applying the
pointer concept reduces the VD’s power consumption by 20 percent as estimated
by the VHDL synthesis tool and by the new power reduction estimation that is
introduced in this work. The coding gain for the modified RE method is 2.6dB at
an SNR of approximately 10−3.
Furthermore, a novel zero-memory implementation for the modified RE method
is proposed. If the initial state of the convolutional encoder is known, the entire
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SMU of the modified RE VD is reduced to only one row. Because the decoded
data is generated in the required order, even this row of memory is dispensable.
The zero-memory architecture is called the MemoryLess Viterbi Decoder (MLVD),
and reduces the power consumption by approximately 50 percent. A prototype
of the MLVD with a one third convolutional code rate and a constraint length of
nine is mapped into a Xilinx 2V6000 chip, operating at 25 MHz with a decoding
throughput of more than 3Mbps and a latency of two data bits.
The other problem of the VD which is addressed in this thesis is the Add Com-
pare Select Unit (ACSU) which is composed of 128 butterfly ACS modules. The
ACSU’s high parallelism has been previously solved by using a bit serial implemen-
tation. The 8-bit First Input First Output (FIFO) register, needed for the storage
of each path metric (PM), is at the heart of the single bit serial ACS butterfly
module. A new, simply controlled shift register is designed at the circuit level and
integrated into the ACS module. A chip for the new module is also fabricated.
iv
Acknowledgments
Foremost, all thanks are due to Almighty, the most merciful God. God blessed
me and gave me the strength to finish this study while taking care of my family.
Prof. M.I. Elmasry, my thesis supervisor, has guided my work insightfully and
enriched my research with his fruitful experience. Special thanks for trusting me
and providing such a flexible working environment.
My parents, though not with me in Canada, have supported me with their love,
care and prayers. Owing them my success, I will never be able to thank them
enough. To them, I would like to express my sincere thanks.
My husband, Sherif Sadek, deserves a special acknowledgement. He has always
encouraged me and stood by my side taking care of our little children (Hassan
and Hussein). I would never have completed this work without his support. Also
my dear and only brother, Mohamed El-Dib, has supported me unconditionally.
Thanks to him and all my family members and friends.
Our VLSI system administrator, Phil Regier, has provided all of us with a very
organized lab, and is always willing to help out with any technical problem. I really
appreciate his dedication and experience, which helped me a lot throughout this
research work.
CMC has provided me with a fabrication grant to fabricate my chip and provided
technical support during the design, fabrication and test of the chip. Special thanks
to Mariusz Jarosz and Hui Xu from CMC. Finally, I would like to acknowledge the
financial support provided by the Egyptian government. OGSST and Professor




1.1 Motivation for Low Power . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Third Generation (3G) Mobile Systems . . . . . . . . . . . . . . . . 2
1.3 Thesis Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
2 Low Power Digital VLSI Design 4
2.1 Energy Consumption versus Power Consumption . . . . . . . . . . 4
2.2 Sources of Power Dissipation . . . . . . . . . . . . . . . . . . . . . . 4
2.2.1 Switching Power . . . . . . . . . . . . . . . . . . . . . . . . 5
2.2.2 Short Circuit Power . . . . . . . . . . . . . . . . . . . . . . . 6
2.2.3 Leakage Power . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.2.4 Static Power . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.3 Low Power Design Techniques . . . . . . . . . . . . . . . . . . . . . 7
2.3.1 System Level Optimization . . . . . . . . . . . . . . . . . . . 7
2.3.2 Algorithm Level Optimization . . . . . . . . . . . . . . . . . 8
2.3.3 Architecture Level Optimization . . . . . . . . . . . . . . . . 9
2.3.4 Logic Level Optimization . . . . . . . . . . . . . . . . . . . . 11
2.3.5 Circuit Level Optimization . . . . . . . . . . . . . . . . . . . 12
2.3.6 Physical Level Optimization . . . . . . . . . . . . . . . . . . 13
vi
3 CDMA Wireless Systems and Viterbi Decoders (VDs) 17
3.1 Multiple Access Comparison . . . . . . . . . . . . . . . . . . . . . . 17
3.1.1 Frequency Division Multiple Access (FDMA) . . . . . . . . . 18
3.1.2 Time Division Multiple Access (TDMA) . . . . . . . . . . . 18
3.1.3 Code Division Multiple Access (CDMA) . . . . . . . . . . . 19
3.2 Brief History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
3.3 WCDMA Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . 23
3.3.1 WCDMA Transmitter . . . . . . . . . . . . . . . . . . . . . 23
3.3.2 WCDMA Receiver . . . . . . . . . . . . . . . . . . . . . . . 24
3.4 Convolutional Codes . . . . . . . . . . . . . . . . . . . . . . . . . . 25
3.5 Viterbi Algorithm (VA) . . . . . . . . . . . . . . . . . . . . . . . . . 26
3.5.1 Trace Back (TB) Method . . . . . . . . . . . . . . . . . . . 28
3.5.2 Register Exchange (RE) Method . . . . . . . . . . . . . . . 28
3.6 Viterbi Decoder (VD) . . . . . . . . . . . . . . . . . . . . . . . . . 29
4 Modified Register Exchange (RE) Viterbi Decoder (VD) 31
4.1 Surveying the State of the Art Developments . . . . . . . . . . . . . 31
4.2 Modified RE Method . . . . . . . . . . . . . . . . . . . . . . . . . . 34
4.2.1 Performance Simulation Results . . . . . . . . . . . . . . . . 37
4.2.2 Other Suboptimal Decoders . . . . . . . . . . . . . . . . . . 37
4.3 VHDL Models for Comparison . . . . . . . . . . . . . . . . . . . . . 39
4.3.1 TB Survivor Memory Unit (SMU) VHDL Model . . . . . . . 39
4.3.2 Modified RE VHDL Model . . . . . . . . . . . . . . . . . . . 40
4.3.3 SMU Comparison . . . . . . . . . . . . . . . . . . . . . . . . 41
5 Add Compare Select Unit (ACSU) Chip 45
5.1 Previous Designs for the ACSU . . . . . . . . . . . . . . . . . . . . 45
5.2 Bit Serial ACS Architecture . . . . . . . . . . . . . . . . . . . . . . 47
5.3 Simple Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . . 48
vii
5.3.1 Power Consumption . . . . . . . . . . . . . . . . . . . . . . 49
5.4 Carry Propagation . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
5.5 Low Power Adder . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
5.6 Chip Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
5.6.1 Chip Testing . . . . . . . . . . . . . . . . . . . . . . . . . . 54
6 Memoryless Viterbi Decoder (MLVD) 57
6.1 Architecture of the MLVD . . . . . . . . . . . . . . . . . . . . . . . 57
6.1.1 Convolutional Encoder . . . . . . . . . . . . . . . . . . . . . 60
6.1.2 Branch Metric Unit (BMU) . . . . . . . . . . . . . . . . . . 60
6.1.3 Add Compare Select Unit(ACSU) . . . . . . . . . . . . . . . 61
6.1.4 Add Compare Select TO Survivor Memory (ACSTOSM) . . 61
6.1.5 Pointer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
6.1.6 Most Significant Bit (MSB) . . . . . . . . . . . . . . . . . . 62
6.2 Power Consumption of the MLVD . . . . . . . . . . . . . . . . . . . 63
6.3 Xilinx Implementation and Test Results . . . . . . . . . . . . . . . 68
7 Conclusions and Recommendations 69
Publications 71
Bibliography 72
A VHDL code for the Memoryless Viterbi Decoder 78
A.1 Lfsr.vhd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
A.2 Encoder.vhd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
A.3 Bmu.vhd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
A.4 Parallel-to-serial.vhd . . . . . . . . . . . . . . . . . . . . . . . . . . 81
A.5 Acsu.vhd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
A.6 Acstosm.vhd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
viii
A.7 Bmu.vhd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
A.8 Pointer.vhd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
A.9 Comparator.vhd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
A.10 Ledcounter.vhd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
A.11 Viterbi.vhd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
B Inputs of the ACSUs 109
ix
List of Figures
2.1 Energy consumption versus power consumption . . . . . . . . . . . 5
2.2 Glitching in static CMOS gates . . . . . . . . . . . . . . . . . . . . 6
2.3 DC current in a Pseudo-NMOS inverter . . . . . . . . . . . . . . . . 8
2.4 Simple and parallel architectures of an 8 x 8 multiplier . . . . . . . 14
2.5 Parallel and time-multiplexed architectures for a simple adder . . . 15
2.6 Pipelined architecture for the multiplier . . . . . . . . . . . . . . . . 15
2.7 Reducing activity by reordering inputs . . . . . . . . . . . . . . . . 16
3.1 FDMA waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
3.2 TDMA waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.3 CDMA waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
3.4 Block diagram of a wideband CDMA transceiver . . . . . . . . . . . 23
3.5 Block diagram of a WCDMA digital transmitter . . . . . . . . . . . 23
3.6 Block diagram of a digital WCDMA receiver . . . . . . . . . . . . . 24
3.7 4 state rate 1/3 convolutional encoder . . . . . . . . . . . . . . . . . 25
3.8 State diagram for the encoder shown in Figure 3.7 . . . . . . . . . . 26
3.9 Trellis diagram for the encoder shown in Figure 3.7 . . . . . . . . . 27
3.10 Trace Back (TB) Viterbi Decoding . . . . . . . . . . . . . . . . . . 28
3.11 Register Exchange (RE) Method . . . . . . . . . . . . . . . . . . . 29
3.12 Simplified block diagram of the VD . . . . . . . . . . . . . . . . . . 30
4.1 Butterfly structure of the ACS . . . . . . . . . . . . . . . . . . . . . 35
x
4.2 Register contents for the modified RE method . . . . . . . . . . . . 36
4.3 New RE approach with pointer implementation (the upper register
carries the pointer and the lower register carries the decoded bits) . 37
4.4 BER vs. SNR for the proposed modified RE method . . . . . . . . 38
4.5 Timing chart of the main clocks for the TB VD . . . . . . . . . . . 40
4.6 VHDL block diagram of the TB SMU architecture . . . . . . . . . . 40
4.7 VHDL block diagram for the new RE SMU architecture . . . . . . . 41
5.1 Bit serial ACS architecture . . . . . . . . . . . . . . . . . . . . . . . 47
5.2 8-bit shifter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
5.3 New master latch . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
5.4 Timing simulations for the 8-bit shifter . . . . . . . . . . . . . . . . 49
5.5 Simple resetter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
5.6 16-transistor low power FA . . . . . . . . . . . . . . . . . . . . . . . 51
5.7 Layout of the fabricated chip . . . . . . . . . . . . . . . . . . . . . . 52
5.8 Timing simulation of the layout . . . . . . . . . . . . . . . . . . . . 53
5.9 Testing simulations of the chip on the IMS shifter . . . . . . . . . . 55
6.1 New RE approach with pointer implementation (the upper register
carries the pointer and the lower register carries the decoded bits) . 58
6.2 MLVD approach with pointer implementation (the upper box carries
the pointer and the lower box carries the decoded bits) . . . . . . . 58
6.3 MLVD block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 59
6.4 Convolutional encoder: G0=557, G1=663, and G2=711 . . . . . . . 60
6.5 Branch Metric Unit (BMU) operations . . . . . . . . . . . . . . . . 61
6.6 One ACS butterfly module . . . . . . . . . . . . . . . . . . . . . . . 62
6.7 Snapshot of the timing simulation for the routed MLVD . . . . . . 66
6.8 Snapshot of the timing simulation for the routed MLVD (zoom out) 67
6.9 Rapid prototyping system . . . . . . . . . . . . . . . . . . . . . . . 68
xi
List of Tables
2.1 Binary and gray code representations . . . . . . . . . . . . . . . . . 10
3.1 Evolutionary path of mobile generations . . . . . . . . . . . . . . . 22
4.1 Surveying the state of the art developments . . . . . . . . . . . . . 33
4.2 Comparison of the memory/register operations to decode 48 codewords 43
4.3 Estimated cost function for the memory/register operations to de-
code 48 codewords . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
5.1 Function of the control signals . . . . . . . . . . . . . . . . . . . . . 54
6.1 VD specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
6.2 Estimated cost function to decode 48 codewords . . . . . . . . . . . 64
6.3 Specifications comparison . . . . . . . . . . . . . . . . . . . . . . . 65







ACS Add Compare Select
ACSTOSM Add Compare Select TO Survivor Memory
ACSU Add Compare Select Unit
ADC Analog to Digital Converter
AMPS Advanced Mobile Phone Service
ASIC Application Specific Integrated Circuits
AWGN Additive White Gaussian Noise
BER Bit Error Rate
BM Branch Metric
BMU Branch Metric Unit
CDMA Code Division Multiple Access
CMC Canadian Microelectronics Corporation
CPL Complementary Pass Gate Logic
CRC Cyclic Redundancy Code
CS Carry Save
CTIA Cellular Telecommunications Industry Association
DSP Digital Signal Processor
FDMA Frequency Division Mutliple Access
GSM Global System for Mobile Communications
IF Intermediate Frequency
IPR Intellectual Property Rights
ITU International Telecommunication Union
LFSR Linear Feedback Shift Register
LSB Least Significant Bit
xiii
Abbreviation Details
MLVD MemoryLess Viterbi Decoder
MSB Most Significant Bit
OVSF Orthogonal Variable Spreading Factor
PCCC Parallel Concatenated Convolutional Code
PDC Personal Digital Cellular
PM Path Metric
PMM Path Metric Memory
PSK Phase Shift Keying
QAM Quadrature Amplitude Modulation




SMU Survivor Memory Unit
TACS Total Access Communication System
TB Trace Back
TDMA Time Division Multiple Access
TTA Telecommunication Technology Association
UPR Users’ Performance Requirements
VA Viterbi Algorithm
VD Viterbi Decoder
VLSI Very Large Scale Integrated




From the advent of integrated circuits, circuit designers have been concerned with
increasing circuit performance and minimizing the design area. Although low power
microelectronics can be traced back to the invention of the transistor in 1947, it was
an afterthought, not a design criterion. Today, a major creative challenge facing
VLSI designers is to design products which consume minimal power on both the
circuit level and the system level. This will significantly increase the battery life of
portable devices, a necessity for the consumer who is on the go and requires a reli-
able and efficient wireless environment. Therefore, reducing the power consumption
of 3G mobile terminals is the main objective of this thesis. The motivations for low
power design are detailed in the next section.
1.1 Motivation for Low Power
The motivation for low power electronics has been derived from the following needs:
1. To extend the battery lifetime for portable devices such as laptops, cellu-
lar phones, electronic organizers, pacemakers, and hearing aids. This is the
earliest and the most demanding motivation for low power design.
2. To increase the packing density which imposes severe restrictions on the power
dissipation density in order to further enhance the speed of high performance
systems. Low power reduces the costs that are associated with packaging,
cooling, and fans, in addition to keeping a certain level of system reliability,
which is threatened by excessive power dissipation. This is the most recent
motivation for low power design.
1
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3. To curb the increasing power consumption of desktop and deskside systems,
where a competitive cost to performance ratio demands low power operations
to reduce the power supply and cooling costs. In addition, the fact that
50 percent of office power is used by PCs suggests that low power design is
essential for reducing the overall power budget. This is the broadest need for
low power design.
A brief introduction to 3G mobile terminals is given in the next section.
1.2 Third Generation (3G) Mobile Systems
Since the introduction of cellular networks in the early 1980s, mobile technology
has evolved very rapidly. In the 1990s 1G analog wireless systems were replaced by
2G digital technologies that delivered significant improvements in capacity, voice
quality, and spectral efficiency. Most importantly, 2G digital technologies laid the
foundation for the value added services, including data, which will continue to be
enhanced into the future. Now, the 3G era that promises further improved network
capacity provides high speed packet data, simultaneous data, and voice and realtime
multimedia services.
The benefits of 3G to end users translate to the availability of a full suite of inno-
vative services such as mobile access to intranets or the Internet, videoconferencing,
and sending and receiving high quality images. 3G terminals and devices can pro-
vide the user interface for experiencing these enhanced services. CDMA2000 and
WCDMA are two technologies that have been approved for 3G. Since the world’s
first commercial 3G network was based on WCDMA, the VD, which is part of the
WCDMA mobile terminal, is investigated in this thesis to reduce the VD’s power
consumption.
1.3 Thesis Overview
Chapter 2 deals with the sources of power dissipation and the various low power
design techniques. In Chapter 3, an overview of CDMA mobile systems and the
application of the Viterbi Algorithm (VA) to decode the convolutional codes in
such systems is presented. Chapter 4 introduces the pointer concept and its novel
application to the RE implementation of a VD. Chapter 5 describes the fabricated
chip which implements an ACS module, and Chapter 6 presents the ultra low
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power VD architecture, the MLVD. Finally, the conclusions and recommendations
for future work are outlined in Chapter 7.
Chapter 2
Low Power Digital VLSI Design
2.1 Energy Consumption versus Power Consump-
tion
Energy consumption is different from power consumption. If for example, for a
CMOS gate we reduce its clock rate f , its power consumption will be reduced by
the same proportion. However, its energy consumption will still be the same as
shown in Figure 2.1 [1]. Only, the time required to complete the computation with
low clock rate, will be increased. Therefore, after the computation is completed the
battery will be just as dead as if the computation had been performed at high clock
rate. Thus, for battery-operated devices low energy design is more important than
low power design. However, the conventional term low power is used throughout
the thesis to mean that low energy is the target [2].
2.2 Sources of Power Dissipation
In the 1980s, an increase in the power dissipation of Application Specific Inte-
grated Circuits (ASICs) caused a worldwide shift from NPN bipolar and NMOS
technologies to CMOS technology. CMOS significantly reduces the average power
dissipation, but it is the demand for higher packing densities and higher operating
frequencies in microelectronics that keeps low power design as the primary require-
ment. In order to minimize the power dissipation of a CMOS circuit, the main
sources for the power dissipation of CMOS devices must be identified. There are
three major power dissipation components within the CMOS inverter switching
power, leakage power, and short circuit power [3].
4
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Figure 2.1: Energy consumption versus power consumption
2.2.1 Switching Power
The most dominant source of power dissipation in digital circuits is dynamic power
dissipation. It describes the power required to charge and discharge the load ca-
pacitance, CL, at the switching activity α, and is expressed as.
Pdync = αCLVDDVswingf. (2.1)
Equation (2.1) shows that the dynamic power is decreased, by reducing the
supply voltage, but this also reduces the speed. Pdyn is reduced also, by reducing
CL, but it is noted that scaling down the circuit does not necessarily reduce the
capacitance by the same ratio. This occurs because the wiring capacitance does
not scale well with submicron technologies. Thus, this source of power dissipation
is usually reduced at the algorithmic, architectural, and Register-Transfer-Level
(RTL) levels. A very important part of dynamic power is the glitching power,
which is discussed as follows.
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Glitching Power
In a static logic gate, the output or internal nodes can switch before the correct
logical value is reached. Figure 2.2 depicts the logic transitions for a cascaded
configuration. When the input is switched from 100 to 111, the output should
remain high, but due to the delay associated with each gate, a glitch is added













Figure 2.2: Glitching in static CMOS gates
If the power dissipation that is due to spurious transitions is important, then
the logic of the circuit should be redesigned to avoid the cascaded implementation
and to balance the delay paths, particularly on highly loaded nodes.
2.2.2 Short Circuit Power
Short circuit power is due to finite rise and fall times of the input signal. For
a short period of time, there will be a conducive path open between VDD and
GND, because both NMOS and PMOS devices are ON. Such a path never exists
in dynamic circuits, as precharge and evaluate transistors should never be ON
simultaneously as this would lead to incorrect evaluation [4]. Short circuit power
can be expressed as:
Psc = IscVDD, (2.2)
where Isc is the short circuit current. This power is limited by giving the output
signal and the input signal equal rise and fall times. As a result, the Psc is less than
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20 percent of the total power. For submicron devices, where the VDD approaches
(VTn + VTp) or is less, the Psc can be eliminated, because both devices cannot
conduct simultaneously [2].
2.2.3 Leakage Power
The leakage power can be expressed as:
Pleakage = IleakageVDD, (2.3)
where Ileakage is the total leakage current in a CMOS circuit [3]. Ileakage is caused
by six short channel leakage mechanisms [5] the reverse bias pn junction leakage,
subthreshold leakage, oxide tunneling current, gate current due to hot carrier in-
jection, gate induced drain leakage, and the channel punchthrough current. For
deep submicron devices with low supply voltages and low threshold voltages, the
subthreshold leakage is the dominant leakage mechanism. As CMOS process ad-
vances to the sub-100nm regime, the gate oxide thickness of sub-20Å prevails in
CMOS processes [3]. Gate leakage may become the dominant factor for sub-100nm
generations unless new solutions emerge [6].
2.2.4 Static Power
Some CMOS circuit families such as the pseudo NMOS dissipate static power when
the output is at logic 0 as illustrated in Figure 2.3 for a pseudo-NMOS inverter.
2.3 Low Power Design Techniques
Power dissipation is minimized at all design levels. At the circuit level, for example,
the power is minimized by aggressively scaling down the supply voltage. It is also
essential to minimize the switching activity. This can be accomplished at the logic,
RTL, architectural, or algorithmic levels. The following is a brief discussion of some
low power methodologies that are applied at various levels, including the system,
algorithm, architecture, logic, circuit, and physical levels [2] [4].
2.3.1 System Level Optimization
Usually, low power design at the system level is realized by utilizing lower system
clocks, in addition to using a high level integration. The high level integration






Figure 2.3: DC current in a Pseudo-NMOS inverter
includes the integration of off-chip memories and digital and analog peripherals.
Other ways to reduce power at system level include using dynamic VDD control
according to system workload [3].
2.3.2 Algorithm Level Optimization
Secondly, at the algorithm level, the main concern is to minimize the number of op-
erations, and thus, the number of hardware resources, or to minimize the switching
activity by data coding.
Minimizing the Number of Operations
Minimizing the number of operations is crucial in minimizing power dissipation.
However, different types of operations do not consume the same amount of power.
The number of operations at the algorithm level can be decreased by data coding.
The use of an appropriate coding technique for the signals, rather than a direct bi-
nary code, can reduce power by reducing the temporal bit transition activity. The
following sections provide some examples of different data representations which
are used to reduce power dissipation [4].
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One Hot Coding: In regards to an inter-chip communication problem, where
n-bit data words will be transmitted, a connection of m = 2n wires can be used.
The n-bit data word is encoded for transmission by placing a 1 on the ith wire
and 0 on the remaining m-1 wires. One hot encoding requires an exponentially
increasing number of wires (2n), but the coding does guarantee that precisely one
0→1 and one 1→0 bit transition occur when a different data word is sent.
Gray Coding: Gray coding, a coding style in which two successive numbers differ
by one bit only, is most useful when the coding is sequential, and highly correlated
data is transmitted over a bus. The number of transitions for the binary represen-
tation is twice the number of transitions for the gray coding. Table 2.1 displays
the binary representation and gray code representation for the decimal numbers 0
to 15 [4].
Two’s Complement vs. Sign Magnitude: In a sign magnitude representa-
tion, only one bit is allocated for the sign, and the others are designated for the
magnitude. When the signals, transmitted over a bus, switch frequently around zero
and do not utilize the entire bit-width, the sign magnitude representation reduces
power significantly. This occurs because the sign bit representation prevents the
sign extension of the most significant bits from switching each time, from positive to
negative or vice versa, which is the case with the two’s complement representation.
2.3.3 Architecture Level Optimization
Architecture level optimization is the third way to reduce power dissipation. At
this level, a set of primitives such as adders, multipliers, ROMs and register files
are adopted. Some techniques that have been used are examined in the following.
Parallel Processing
Usually, parallel processing trades area for reduced power dissipation. Parallelism
can be applied to the same input to reduce the operating frequency, or parallelism
can be applied to different inputs which are using the same computational resource.
Both cases are explained next.
Parallel Processing for Reduced Operating Frequency: Typically, N pro-
cessors can be parallelized by duplication with each processor running with a slower
clock (by a factor N). Therefore, the power supply voltage can be aggressively de-
creased to meet a delay, which is almost equal to the reference delay, divided by
N [2]. For the simple multiplier of Figure 2.4 [2], it is possible to maintain the
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throughput while the power supply voltage is reduced by using the illustrated par-
allel architecture. This results in an estimated 63 percent power reduction, when
the voltage drops from 5v to 2.9v. However, the area doubles [7].
Parallel Processing to Avoid Resource Sharing: One strategy for imple-
menting a signal processing algorithm is the direct mapping approach, where there
is a one-to-one correspondence between the operations in the signal flow graph
and the operators in the final implementation. This strategy is also called a fully
parallel implementation. In time-multiplexed architectures, the same functional
hardware is used to execute multiple operations. Often, time-multiplexed architec-
tures are employed, when there are area constraints or high throughput is not the
goal. Figure 2.5 [8] demonstrates the parallel and time-multiplexed architectures of
the simple addition (C=A+B). The time-multiplexed adder switches to a 50 per-
cent extra capacitance, which results in a 50 percent increase in power dissipation.
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In other words, the fully parallel architecture results in a 33 percent reduction in
power dissipation due to the lower switching activity.
Pipelining
Usually, if a processor is pipelined with N stages of registers, then the delay between
the pipeline stages is reduced by almost a factor of N . Thus, it is possible to
maintain the operating frequency, while the supply voltage is aggressively scaled
down. A pipelined architecture for a simple multiplier is given in Figure 2.6 [2].
Moreover, there is a 63 percent power reduction if the voltage drops from 5v to
2.9v. Consequently, the combination of pipelining and parallel processing results
in large power savings.
Ordering of Input Signals
Switching activity can be reduced by optimizing the ordering of the operations in
a design [2]. Figure 2.7 exemplifies the multiplication of the variable M with a con-
stant, and the multiplication is decomposed into M+(M>>7)+(M>>8). The figure
indicates two possible topologies. The second implementation switches 30 percent
less capacitance than the first one, because the shifting to the right represents a
scaling operation, which reduces the dynamic range of the signal.
2.3.4 Logic Level Optimization
The fourth way to reduce the power dissipation is optimization at the logic level.
Technology Mapping
Here, the reduction of the power dissipation during the logic synthesis is based on
choosing a logic to minimize switching, positioning registers through retiming to
reduce the glitching activity, and choosing gates from a library which reduces the
switching.
Logic Level Power Down
For each logic function, there are several logic structures for implementing the
function, but give different power results due to different switching activities and/or
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different operating times. For example, an adder has several topologies, including
the ripple carry, carry lookahead, carry skip, carry select, and conditional sum,
each with a different switching activity. For low power purposes only, the ripple
carry is chosen. Also, the power dissipation can be reduced at the logic level at the
expense of some additional control circuitry. For example, in a comparator with
the inputs, A and B, an additional circuitry compares A[N -1] with B[N -1] (N is
the number of bits). The result of this stage is used to decide if the comparison of
A[N -1:0] and B[N -1:0] is necessary or not. The output of the most significant bit
comparator provides a gated clock signal to the comparator of the remaining bits.
The small overhead control circuitry provides significant power reductions [4].
2.3.5 Circuit Level Optimization
Circuit level optimization is the fifth way to reduce the power dissipation. Whereas
scaling down of the power supply voltage VDD is one of the most effective ways
to achieve low power design, the threshold voltages of transistors also need to
be scaled down to meet performance requirement. However the lowering of the
transistor threshold voltage leads to the exponential growth of the subthreshold
leakage current and the subthreshold leakage power dissipation [3]. In addition,
power supply voltage reduction reduces the fault tolerance. A recent study [9]
concludes that the use of minimally sized devices is the best option to save power
and to increase fault tolerance.
Also, choosing the circuit topology affects the power dissipation. There are sev-
eral options for the use of circuit topology to implement the various logic functions
[2] [4]. Some of these options are discussed next.
Dynamic Logic vs. Static Logic
The choice of using static or dynamic logic depends on many criteria. Dynamic logic
reduces the switching activity by reducing hazards, by eliminating short circuit dis-
sipation, and by reducing parasitic node capacitances. Static logic has advantages
because no precharge operation nor charge sharing exists.
Pass Transistor Logic vs. Conventional CMOS Logic
Since fewer transistors are required, pass gate logic is attractive. It reduces the
physical capacitance and power dissipation. However, a Complementary Pass Gate
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Logic (CPL) implementation has two fundamental problems. First, the thresh-
old drop across single channel pass transistors requires an increase in the minimal
supply voltage, VDD. Secondly, because the high input voltage level at the regener-
ative inverters is not the VDD, the PMOS device in the inverter is not fully turned
OFF. As a result, direct path static power dissipation is significant. To solve these
problems, reducing the threshold voltage has proven to be effective.
Synchronous vs. Asynchronous
The clock tree of synchronous circuits consumes significant power and is eliminated
in asynchronous ones. Local handshake signals, which typically require less power
than the clock tree are used instead. Thus, asynchronous circuits typically switch
(and consume switching power) only when required or when their inputs change
[10].
2.3.6 Physical Level Optimization
The last way to reduce power dissipation is at the physical level [2] [4].
Layout Optimization
The layout of a module can be rigid or flexible. A rigid module is restored as a layout
in the design library and its dimensions and power dissipation are fixed. A flexible
module does not have a predetermined implementation and is parameterizable with
parameters such as shape and power dissipations for flexible implementations.
Place and Route
The placement and routing of standard cells, which are already laid out and well
characterized, affects power dissipation. To minimize power, the modules should be
placed so that the switching activity capacitance product is minimized and routed
so that the high activity wires are kept short.
The low power design methodologies discussed in this chapter are very impor-
tant for the design of mobile terminals. Because CDMA is the proposed digital
communication technique for 3G wireless systems, CDMA wireless systems will be
reviewed in Chapter 3.








































Figure 2.4: Simple and parallel architectures of an 8 x 8 multiplier
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Figure 2.6: Pipelined architecture for the multiplier
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Chapter 3
CDMA Wireless Systems and
Viterbi Decoders (VDs)
CDMA, a form of the spread spectrum technique, belongs to the family of digital
communication techniques that have been used in military applications for many
years. The core principle of spread spectrum is the use of noise-like carrier waves,
and, as the name implies, bandwidths that are much wider than those that are
required for simple point-to-point communication at the same data rate. Originally,
there were two motivations for the development of CDMA: either to resist the efforts
of the enemy to jam communications, or to hide the fact that communications were
even taking place. The CDMA spread spectrum technology was introduced in the
2G of mobile systems, and then retained for the 3G of such systems.
This chapter outlines the background of the CDMA technique, including a brief
history of the successive mobile generations. After a block diagram for the Wide-
band CDMA (WCDMA) modem is presented, a discussion of convolutional codes
and the Viterbi decoding algorithm is presented. Finally, the different parts of the
VD are outlined.
3.1 Multiple Access Comparison
There are three types of multiple access techniques used in communication systems:
FDMA, TDMA, and CDMA. The following section discusses the different multiple
access techniques used in the successive generations of mobile systems.
17
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3.1.1 Frequency Division Multiple Access (FDMA)
In the FDMA standard analog cellular system, each user is assigned a discrete slice
of the RF spectrum. FDMA permits only one user per channel so that the user can
use the channel 100 percent of the time (Figure 3.1). Therefore, only the frequency
dimension is adopted to define the channels. The principal disadvantage of FDMA
is that it involves narrow band filters. They are not realizable in Very Large Scale
Integrated (VLSI) circuits, which can lead to a high cost floor for terminals, even
with a high production volume [11].
 
 
Figure 3.1: FDMA waveform
3.1.2 Time Division Multiple Access (TDMA)
The key point about TDMA is that the user is still assigned a discrete slice of
RF spectrum, but multiple users now share the RF carrier on a time slot basis,
alternately using the RF carrier. Frequency division is still employed, but the
carriers are now subdivided into a number of time slots per carrier as seen in
Figure 3.2. TDMA has the potential to be implemented in VLSI without narrow
band filtering. However, particularly for mobile handsets on the reverse link, TDMA
demands high peak power in the transmission mode which reduces battery life.
A user is assigned a particular time slot in a carrier, and can send or receive
information only at those times. This is true whether or not the other time slots
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are being used. Information flow is not continuous for any user; instead, it is sent
and received in bursts, which are reassembled at the receiving end, and appear to
provide a continuous flow because the process is so fast.
 
 
Figure 3.2: TDMA waveform
3.1.3 Code Division Multiple Access (CDMA)
With CDMA, each signal consists of a different pseudo random binary sequence that
modulates the carrier, spreading the spectrum of the waveform. A large number
of CDMA signals share the same frequency spectrum, reflected in Figure 3.3. If
CDMA is viewed in either the frequency or the time domain, the multiple access
signals appear to be on top of each other. The signals are separated in the receivers
by using a correlator which accepts signal energy only from the selected binary
sequence, and despreads its spectrum. The other users’ signals, whose codes do not
match, are not despread in the bandwidth. As a result, the other signals contribute
only to the noise and represent a self interference that is generated by the system.
It is important to note that TDMA and CDMA use FDMA to divide the frequency
band into smaller frequency channels which are then divided in a time or code
division fashion
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Figure 3.3: CDMA waveform
3.2 Brief History
Traditional analog cellular systems, representing the 1G cellular systems, adopt
FDMA [12]. These systems are based on the Advanced Mobile Phone Service
(AMPS) and Total Access Communication System (TACS) standards. In Septem-
ber 1988, the Cellular Telecommunications Industry Association (CTIA) released
the Users’ Performance Requirements (UPR) document, which specified the cellular
carriers’ requirements for the next (second) generation of cellular technology [13].
These requirements for digital technology include:
• A 10 fold increase over analog system capacity.
• A long life and adequate growth of 2G technology.
• An ability to introduce new features.
• Quality improvements.
• Privacy.
• Transition and compatibility with existing analog system.
• Availability and reasonable costs for dual mode radios and cells.
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• Cellular open network architecture.
A common multiple access method for new digital cellular systems, represent-
ing the second generation cellular systems, is TDMA. Its digital standards include
the North American Digital Cellular (known by its standard number, IS-54), the
Global System for Mobile Communications (GSM), and the Personal Digital Cel-
lular (PDC) [12].
In 1978, Cooper and Nettleton suggested the use of spread spectrum for cel-
lular applications [13][14]. During the 1980s, Qualcomm investigated DS-CDMA
techniques, which finally led to the commercialization of cellular spread spectrum
communications in the form of the narrowband CDMA IS-95 standard in July 1993
[15]. In 1999, there were 250 million users in the global mobile communications mar-
ket; 30 million of them were CDMA customers (12 percent) [11]. A recent analysis
of wireless platform performance by TRAC found that CDMA outperforms other
digital and analog technologies in every aspect, including signal quality, security,
power consumption, and reliability. Also, TRAC found CDMA to be superior in
signal security and voice quality over other digital air interface standards [11]. But
by 2003, CDMA had a world market share of just 15 percent [16]. Emerging de-
mands for higher rate data services and for better spectrum efficiency necessitated
the development of 3G mobile radio systems. In the International Telecommunica-
tion Union (ITU), 3G networks are called IMT-2000 (UMTS in Europe) [15]. The
objectives for the IMT-2000 air interface can be summarized as follows:
• Full coverage and mobility for 144 Kb/s, preferably 384 Kb/s.
• Limited coverage and mobility for 2Mb/s.
• High spectrum efficiency compared to that of existing systems.
• High flexibility to introduce new services.
During the 1990s, researchers focused on wideband CDMA technologies with a
bandwidth of 5MHz or more. As a result, several trial systems have been built
and tested. In Europe and Japan, WCDMA has been proposed to avoid IS-95
Intellectual Property Rights (IPR). In Korea, the Telecommunication Technology
Association I and II (TTA I and TTA II) schemes have been adopted. In North
America, cdma2000 uses a CDMA air-interface, based on the existing IS-95 stan-
dard, to provide wireline quality voice service, and high speed data services ranging
from 144kbps for mobile users to 2Mbps for stationary ones. Cdma2000 is consid-
ered by the ITU to be 3G compatible, but this requires the implementation of a
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version of the technology, called cdma2000 3xRTT. Since only cdma2000 1xRTT,
a narrowband version of the technology, has been implemented in practice, the
cdma2000 systems fall short of the requirements for the 3G standards set by the
ITU. The practical implementations of cdma2000 are comparable to those of GPRS
and EDGE. Consequently, the 1xEV-DV, which is not commercially available, is
really the 3G equivalent to WCDMA as it utilizes a new spectrum [16]. This im-
portant difference means that the world’s first commercial 3G network was, in fact,
based on WCDMA, which will be examined closer in the next section. Table 3.1
summarizes the evolutionary path of mobile generations.
Table 3.1: Evolutionary path of mobile generations
Specification 2nd Generation 2.5 Generation 3rd Generation
Data Rate 9.6kbps 115kbps 2Mbps
384kbps
Applications Voice Internet (WAP) Multimedia
Drivers SMS Data Interactivity
GSM GPRS/EDGE UMTS(WCDMA)
Standards CDMA(IS-95A) CDMA2000 1X CDMA2000 1xEV
Products Phones Smart Phones Multimedia
PDAs Laptops
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3.3 WCDMA Transceiver
Figure 3.4 depicts a general block diagram [13] for a CDMA mobile transceiver.
Traditionally, Radio Frequency (RF) functions and Intermediate Frequency (IF)
functions have been realized by analog technology, and the baseband has been real-
izeable by digital technology [14]. Nowadays, the analog digital border is infringing












Figure 3.4: Block diagram of a wideband CDMA transceiver
3.3.1 WCDMA Transmitter
The digital architecture of a mobile transmitter that supports WCDMA is presented
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Figure 3.5: Block diagram of a WCDMA digital transmitter
(CRC) bits are added for error detection, and error correction bits are added for
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channel coding. The standard defines two encoding schemes to support a differ-
ent quality of services. For voice and MPEG4 applications, the standard employs
convolutional encoding. For data applications, the standard uses turbo encoding.
Turbo encoding yields a relatively large encoding gain with a reasonable compu-
tational complexity. This encoding scheme is useful for data services that permit
longer transmission delays. The data is then interleaved. The coded symbols are
written into the interleaver, a memory array, by columns, and read out by rows in
a predetermined order. Interleaving is a standard practice to combat signal degra-
dation due to burst errors on the channel [15]. The data is then spread with a user
or channel specific Orthogonal Variable Spreading Factor (OVSF) code to produce
a data stream at a given chip-rate, where the cross correlation among all users is
zero. The spread data stream is scrambled with Gold code so that the multipath
signals can be uniquely identified and decoded by the receiver. To transmit a signal
within the specified bandwidth, the data bits are shaped by using a pulse shaping
filter. Next, the signal passes through carrier modulation and up-conversion to RF.
3.3.2 WCDMA Receiver



























Figure 3.6: Block diagram of a digital WCDMA receiver
nelizer accesses the digital IF and translates a channel to the baseband. The radio
environment of a wireless network system is multipath. To be effective, the system
requires a despreader that can simultaneously despread the numerous multipaths
of a single user, as well as multiple users (for a joint detection). A RAKE receiver,
with its multiple fingers to despread the different multipaths, is employed for this
function. Then, the block deinterleaver is responsible for performing the reverse
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action of the interleaver of the transmitter. There are two types of decoders that
are used in the receiver. The VD is used to decode signals encoded by the con-
volutional encoder, and the turbo decoder is used with the turbo encoder. In the
following sections, the convolutional encoder and its VD are detailed.
3.4 Convolutional Codes
Convolutional coding can be applied to a continuous input stream to generate a
coded output data stream. Convolutional encoders involve the modulo-2 addition
of selected taps of a serially time shifted delayed data sequence. The length of the
delay is equal to K-1, where K is the constraint length. The exclusive OR gate
performs a modulo-2 addition of the inputs. Typically, the encoder is composed
of shift registers and a network of modulo-2 addition gates [18], evident in the
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Figure 3.7: 4 state rate 1/3 convolutional encoder
and produces three bits of encoded information for each bit of input information.
The encoder is a rate 1/3 convolutional encoder with a constraint length of K=3.
Generally, the convolutional encoder contains K-1 shift registers. The output of
the convolutional decoder is a function of the current state and the current input;
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the generator functions for the encoder in Figure 3.7 are G0=101, G1=111, and
G2=111. It is noted that there is no theoretical basis for the optimal location of
the shift register stages to be connected to the modulo-2 addition. The operation of
the convolutional encoder can be easily represented by the state transition diagram
in Figure 3.8. Because of the two memory elements in the encoder, there are four
Figure 3.8: State diagram for the encoder shown in Figure 3.7
possible states, (S0-S3). Each input to a state generates an encoded output code,
and causes a transition. For each state, there are two outgoing transitions; one
corresponding to a 0 input bit, and the other corresponding to a 1 input bit. The
evolution of the state diagram over time is described by the trellis diagram in
Figure 3.9. Consequently, the trellis is a time-indexed version of the state diagram.
Each node corresponds to a state at a given time index, and each branch corresponds
to a state transition.
3.5 Viterbi Algorithm (VA)
In 1967, Viterbi developed the Viterbi Algorithm (VA) as a method to decode
convolutional codes [19]. In order to make the VA a practical decoding technique,
certain refinements were made on the basic algorithm [20]. A comprehensive tutorial
on the VA is reported in [21]. The VA uses the trellis diagram to decode an input
sequence, as demonstrated in Figure 3.10. To demonstrate the functionality of the
Chapter 3 CDMA Wireless Systems and Viterbi Decoders (VDs) 27



























Figure 3.9: Trellis diagram for the encoder shown in Figure 3.7
VA, a sample input to the encoder of Figure 3.7 is tracked until the input is decoded.
The encoder has an input sequence, (10110100100), and generates the code stream,
(111, 011, 000, 100, 100, 000, 011, 111, 111, 011, 111). This stream is transmitted
over a noisy channel, and the code stream, (111, 011, 001, 100, 100, 000, 011, 111,
110, 011, 111), for example, is received at the decoder. (The underlined bits are
incorrect due to the noise encountered during transmission.) The VA, which uses
a hard decision format, is exhibited in Figure 3.10. A node is assigned to each
state for each time stage. The transition between two states is represented by a
branch, which is assigned a weight, referred to as a branch metric (BM). The BM
is a measure of the likelihood of the transition, given the noisy observations. The
BM, in the simple hard decision example demonstrated in Figure 3.10, is simply
the number of bits, in which the received and expected signals differ. The BMs
that are accumulated along a path form a path metric (PM). For the two branches
entering the same state, the branch with the smaller PM survives, and the other
one is discarded. Then two methods can be used to extract the decoded bits: the
trace back (TB) or the register exchange (RE). The calculation of the BMs and
the PMs is required for both the TB and the RE methods. However, the nature of
the decision bits, in addition to the methodology of extracting the decoded output
bits, is different for each method.
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Figure 3.10: Trace Back (TB) Viterbi Decoding
3.5.1 Trace Back (TB) Method
At the last stage of the trellis diagram (see Figure 3.10), the TB method extracts
the decoded bits, beginning from the state with the minimum PM, S0. From this
state and tracing backwards in time by following the survivor path, which originally
contributed to the current PM, a unique path is identified. This is indicated by
the bold line in Figure 3.10. While tracing back through the trellis, the decoded
output sequence is generated in the reverse order.
3.5.2 Register Exchange (RE) Method
In the RE approach, a register is assigned to each state. The register records the
decoded output sequence along the path from the initial state to the final state.
This is depicted in Figure 3.11. At the last stage, the decoded output sequence
is the one that is stored in the survivor path register, the register assigned to the
state with the minimum PM. Since the RE method does not need tracing back, it is
faster. However, the RE method does require the copying of all the registers at each
stage. (The computations of the BMs and PMs are not indicated in Figure 3.11 for
reasons of clarity.)
Next, the basic blocks of the hardware implementation of the VA, namely the
VD are discussed.
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Figure 3.11: Register Exchange (RE) Method
3.6 Viterbi Decoder (VD)
The VD is composed of the three functional units in Figure 3.12:
1. The BM Unit (BMU) which calculates the BMs;
2. The Add Compare Select Unit (ACSU) which adds the BMs to the corre-
sponding PMs, compares the new PMs, and then stores the selected PMs in
the Path Metric Memory (PMM); at the same time, the ACSU stores the
associated survivor path decisions in the Survivor Memory Unit (SMU);
3. The SMU which stores the survivor path decisions; then the TB mechanism
is applied to the SMU.
Regarding the power dissipation of the VD, the SMU is the hottest spot in the
VD due to the frequent memory accesses [22]. However, the ACSU is tradition-
ally considered to be a bottleneck for the speed of the VD due to its intensive
computations, but recently the memory access speed in the SMU has created even
greater limitations. Therefore, this work focuses on modifying the SMU to improve
both the speed and power dissipation of the VD. The new modified RE method is
detailed in the next chapter.
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Figure 3.12: Simplified block diagram of the VD
Chapter 4
Modified Register Exchange (RE)
Viterbi Decoder (VD)
Section 4.1 of this chapter summarizes the different implementations reported in
the literature. Afterwards, the SMU of the modified RE design, proposed in this
study, and its associated RTL design are detailed. All of the main concepts that
are demonstrated in the figures have a small constraint length (K=3) VD. This
simplifies the figures, because it is impossible to demonstrate the concepts by using
a 256-state-VD (K=9) in a simple figure.
4.1 Surveying the State of the Art Developments
Usually, with the Viterbi Algorithm (VA), two methods are adopted to extract
the decoded bits: the RE and the TB [23]. In the literature, the RE technique
is acceptable for trellises with only a small number of states, whereas the TB ap-
proach is acceptable for trellises with a large number of states. Therefore, the
TB method has been widely investigated and implemented. To attain high per-
formance decoders, several architectures for the TB method have been reported
[24][25][26][27][28][29][30][31][32][33][34][35][36]. An M-layered approach that com-
bines the M-stages of the trellis into one stage has been proposed [24], and further
developed by using radix-4 architectures [25][26]. Also, the block-based decoding
approach [24] has been improved by designing the sliding block architecture [27].
Bit-serial approaches and operation reformulations have also been initiated [28][29].
An attempt to reduce the power consumption of the TB VD by reducing the paths
being traced back was the minimum-transition TB scheme [30]. Lin increased the
speed of the TB by saving the decisions in a permutation network [31].
31
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Fettweis and Meyr have proposed a semi-ring algebraic solution [32]. All of
these architectures utilize the TB method. Only a few attempts to combine the
advantages of the TB and RE methods have been reported [33][34]. All of the
previous design approaches were developed for low constraint length VDs (K=3 to
K=7). The decoders in [35], [37], and [36] were designed for CDMA applications
for which the constraint length must be K=9. Although Kang and Willson have
introduced a very low-power TB VD [37], its speed is limited due to the use of
sequential architectures for the ACS processing.
The decoder that was devised by Chang et al. has an even lower power con-
sumption and achieves speeds in the range of Mb/s [36]. Because the authors’ VD,
as far as it is known, has the lowest power dissipation in its class, it is chosen as
the VLSI benchmark in this paper and is referred to as the TB method.
This work introduces a new implementation which enables the RE method to
be used for large constraint length VDs. In addition, the modified RE method is
simpler, and has a lower power dissipation than that of the TB method.
A summary of the available implementations for the VD and its different parts
in literature is given in Table 4.1, where L is the survivor path length (5 * K), D is
the decoding depth, fd is the data frequency, and Td is the data frequency period.























Table 4.1: Surveying the state of the art developments
Ref. Const. ; Data Clock Memory L D Power Latency Tech. VDD Trans.
Rate Rate Freq bits bits bits mW µm volts
[36] K=9; 2Mbps 1-8 fd 2*48*2
8 48 24 9.8 (L + D) 0.5 1.8
r=1/3
[37] K=9; 14.4kbs 921.6kHz (L + D)*28 >45 >1 0.24 (L + D) 0.8 1.65 65k
r=1/2
[27] K=3; 140MHz 12MHz 6 24 1.2 1.5 150k
r=1/2
[25] K=6; 140MHz 70MHz 3*32*25 32 1.2 5 146k
r=1/2
[38] K=7; 19MHz 2 4.75 50k
r=1/2
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The first implementation in Table 4.1, designed for 3G WCDMA, achieved the
target frequency of 2Mbps. Also, the implementation has a minimum power dis-
sipation at 2Mbps; the second implementation has targeted 2G wireless CDMA
terminals. Thus, a state sequential approach is used for implementing the ACSU,
which is not feasible for the high frequency requirements of 3G systems. All the
other implementations target VDs with low constraint lengths (K =9). This is not
adopted by 3G wireless systems. It is obvious why the first implementation [36]
will be the guide in the evaluation of the modified RE method, and the benchmark
for this research. Although normalizing the power consumption with regards to the
technology used is fairly useful in comparisons, normalization is eliminated in our
case. The power reduction is realized in this work at algorithm level and hence a
fair comparison is accomplished by comparing the number of operations.
In [36] a fully parallel architecture for implementing the ACSU was adopted
which can also be applied to the proposed design. For the VD in [36], the TB
method is utilized for reconstructing the decoded bits in the SMU, whereas the
new design is based on the RE method. The following sections describe the SMU
in both designs and provide a comparison of them.
4.2 Modified RE Method
In this research, a modification of the RE method which avoids the power expen-
sive RE between two successive states is proposed. The RE method is based on
successive RE operations between two origin states (i,j) and two destination states
(p,q), using the butterfly unit as shown in Figure 4.1 [18].
The shifting of one origin state to the left, and appending the decoded bit (the
bit that causes the transition) to the Least Significant Bit (LSB) of that origin state
results in the associated destination state.
In this investigation, the proposed algorithm uses the pointer concept. Instead
of moving the contents of the first register to a second register, the pointer to the
first register is altered to point to the second register. In the VD, the pointer









t ), then the path from j to p is the
survivor path for p. The pointer j is shifted to the left, and the bit, which causes
the survivor path transition from j to p (in this case 0), is appended to the LSB.
Therefore, the pointer which had carried the value j now carries the value p. Then,
the decoded bit is appended to the contents of the register whose pointer value is
changed from j to p. It is noteworthy that the register has a fixed physical location;
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Figure 4.1: Butterfly structure of the ACS
only the value of its pointer changes, and a bit is appended to the corresponding
register for each code word that is received. In the new method, the paths are
handled from the perspective of the origin states, whereas with the TB method,
the paths are handled from the perspective of the destination states. There can
be two survivor paths, beginning from the same origin state and entering both
destination states, as is the case in Figure 3.10 at time t=3, where the survivor
paths for both S0 and S1 originate from S2. This is not a problem for the TB
method which monitors the paths from the destination states. But for the modified
RE method, the following question arises: which value should the pointer S2 take,
S0 or S1?
In other words, which of the two paths originating from S2 should be the survivor
path, and how should the other path terminate? The answer is a new decision bit,
called the termination bit, which the ACSU needs to produce for the modified RE
architecture. For example, if both paths from state j are considered to be survivor
paths for the destination states p and q, the BMs of both paths are compared. Then
the pointer, which carries the value j, changes to the destination pointer, whose
path has the smaller BM. The pointer of i changes to the other destination pointer,
while the path from state i receives a termination high signal. This indicates that
the path from state i is terminated, and the decision bits are no longer appended
to the path’s register. Consequently, only the pointer value of the terminated path
will continue to be modified in order to prevent the presence of duplicated pointer
values. The issuing of the additional termination bit for each state appears to
overload the ACSU conventional operation, but this is not the case. According
to the symmetric characteristics of the generator polynomials for the VD used in
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Therefore, a comparison of the BMs, originating from the same origin state, is
performed by checking the sign bit of only one BM. Figure 4.2 demonstrates the
new RE method with terminating paths. By time t=11, three paths terminate while
Figure 4.2: Register contents for the modified RE method
only one survives; this one will carry the decoded bits in the last stage. Figure 4.3
indicates the different values for the pointers and registers over time for the new
implementation of the RE method. Before receiving the first codeword in a stream
of length L codewords, all the PMs and termination flags (one termination flag
for each row of memory) are reset. The pseudo code, representing the operations
within a butterfly unit for a continuous uncontrolled input codestream, is presented
in Appendix A.
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Figure 4.3: New RE approach with pointer implementation (the upper register
carries the pointer and the lower register carries the decoded bits)
4.2.1 Performance Simulation Results
To test the performance of the proposed RE method, a JAVA software model is
built. The JAVA model has the following inputs: the constraint length K, the
rate r, the generator polynomials, the decoding length L, and the SNR Eb/N0 (in
db). Figure 4.4 plots the BER for the new VD in a channel with Additive White
Gaussian Noise (AWGN). The simulated Java VD (K=9, r=1/3, G0=557, G1=663,
G2=711, and L=48) uses a 3-bit soft decision. The plot in Figure 4.4 illustrates the
BER versus the SNR (Eb/N0) for a continuous uncontrolled input sequence. With
an SNR of approximately 4.2 dB, the BER is 10−3; the uncoded signal needs an
SNR of 6.8 dB to reach the same BER of 10−3 [23]. Thus the Modified RE method
has a coding gain of approximately 2.6dB at the BER of 10−3. The equivalent TB
VD with L=45, K=9 and r=1/2 has a coding gain of approximately 3.3dB [37].
Since the rate change from r=1/2 to r=1/3 causes a coding gain of approximately
0.4dB, the loss in coding gain for the modified RE method is around 1 dB for
K=9, r=1/3 and L=48 if compared to the traditional TB method with the same
parameters at a BER of 10−3.
4.2.2 Other Suboptimal Decoders
In the literature, several alternative sequential and stack based techniques have
been proposed to decode convolutional codes, but none of them are as compu-
tationally efficient as the VA. To reduce the computational complexity, several
suboptimal variations of stack-based algorithms have been investigated, but they
sacrifice performance, and require much more memory [39]. However, reference [40]
states that technological change has rendered the traditional computation/memory
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Figure 4.4: BER vs. SNR for the proposed modified RE method
trade highly suspect .
Adaptive Viterbi Algorithm (VA)
Some adaptive reduced-complexity VAs have been developed. The role of these
algorithms is to adjust the number of preserved states, depending on the variation
of channel noises, so that the loss of the correct path is prevented. The algorithm
that was proposed in [41] collects several path metrics, and maps them into a path
segment metric. Another adaptive VA has been developed by Chan and Haccoun
[42]. The algorithm keeps only a certain amount of most-likely states, whose re-
spective path metrics are below a given threshold. Henning and Chakrabarti have
devised an adaptive T-algorithm, a variation of the VD that applies a threshold to
the accumulated path metrics the VD uses to select only one path per state of a
trellis stage for storage [43]. Adaptive methods can perform closely to the conven-
tional VA with a smaller computational complexity, but none of these algorithms
ensure the amount of reduction in the computational effort. In other words, the
reduction in computational complexity is statistically dependent on the channel
noise levels. These algorithms are also sensitive to the parameters of the model.
They perform as well as conventional VDs with a significant reduction in the com-
putational complexity only if the proper system parameters have been selected. In
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[44], the VD was an extension of the work in [42] and it reduced the power dissi-
pation of an equivalent systolic array VD, not a conventionally implemented one.
The maximum weight basis decoding, suggested in [39], requires a low number of
operations, but its power consumption has not been tested yet.
The design that is proposed in this work reduces the power dissipation by re-
ducing the memory requirements and the memory activities. In addition, the new
design allows higher frequencies for the SMU, because the read and write operations
are performed at the data rate frequency. For a fair power reduction estimation,
the new design is compared to a conventional VD decoder implementation, which
has been considered to have the least power consumption in its class.
VHDL models are constructed for the SMUs of both the TB method and the
modified RE method, and are briefly discussed in the next section.
4.3 VHDL Models for Comparison
To quantify the power dissipation reduction, a functioning RTL VHDL model is
designed for the SMU of the new RE method, and for the SMU of the TB method.
4.3.1 TB Survivor Memory Unit (SMU) VHDL Model
Since a survivor path length of L=48 is used, the minimum survivor path memory
size is 256 x 48 bits. The memory access ratio of the write and read operation
is 1:3, instead of 1:48 [36]. The small ratio leads to a memory size of 256 x 96
bits, but achieves a much faster trace back by using a lower frequency for reading.
Figure 4.5 illustrates the timing chart of the major operations in the TB VD. The
clocks, CLKs, CLKw, and CLKr, correspond to the operations of the input decision
sampling, TB writing, and TB reading, respectively. The decode path length that
is adopted is equal to 24. Consequently, after 48 TB read operations, 24 decoded
bits are generated, consecutively, by the TB decode operations. Thus, a 24-stage
LIFO buffer needs to be placed at the output to correct the output order.
The VHDL model for the TB SMU is composed of three main blocks which are
portrayed in Figure 4.6. The TB MEM block consists of 256 rows of memory, and
each row is composed of 96 bits. The ROW REG block is an 8-bit address decoder
which contains the current row address being read during the TB operation, whether
it is a TB read cycle or a TB decode cycle. For each read signal, the ROW REG
register is shifted once to the right, and the content of the last memory cell read is





Figure 4.5: Timing chart of the main clocks for the TB VD
appended to the MSB of the register. The LIFO block is a 24-bit LIFO register, in
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Figure 4.6: VHDL block diagram of the TB SMU architecture
4.3.2 Modified RE VHDL Model
To obtain a reasonable comparison between the TB and the RE implementations,
the same survivor path length of L=48 is chosen. The VHDL model for the new
RE SMU is also composed of three main blocks as signified in Figure 4.7. The
ACS to SM block contains 256 pointers, each pointing to one row of memory. The
block is responsible for routing the decision and termination bits to the appropriate
row in the RE MEM, and for changing the associated pointer to the new value.
Instead of shifting 256 (8-bits) pointers for each incoming codeword, a circular
pointer is used; that is, the MSB block, which is denoted in Figure 4.7. It is a
circular counter which points to the current MSB of the pointers. Thus, the MSB
block acts like an indirect pointer, a pointer to the pointer.
The MSB block has eight outputs that point to the eight bits of the pointers
in parallel. The reset signal causes the eighth bit of the MSB block to be high
which, in turn, causes the eighth bit of any pointer to be the MSB of that pointer.













Figure 4.7: VHDL block diagram for the new RE SMU architecture
After accessing an incoming code word in the ACSU, a decision bit is written
into the MSB of each pointer, and the output of the MSB block is shifted to the
right such that only the seventh bit is high. For each pointer, this indicates that
the seventh bit is now considered to be the MSB. In this case, pointer P should
be read in the following order: P6P5P4P3P2P1P0P7, instead of the usual order:
P7P6P5P4P3P2P1P0. This process continues with each incoming code word. The
ACS to SM block design avoids the power dissipation that is associated with the
register shifting of the pointers. The RE MEM block in Figure 4.7 consists of 256
rows of memory, and each row is composed of 48 bits. Only one write enable signal
is required for each column, because the ACSU writes the decision bits into all the
elements, one column at a time.
4.3.3 SMU Comparison
The RTL simulation-based power analysis, provided by Synopsys and based on a
0.35µm CMOS technology, is applied to both designs. The analysis shows a power
reduction of 45 percent in the SMU of the modified RE method, and a power
reduction of 23 percent for the entire VD. (The SMU consumes more than half of
the power of the VD [21].) A simple power reduction estimation is presented in the
next section.
The new RE implementation that is presented in this paper reduces the memory
requirements of the SMU by 50 percent. Table 4.2 provides a comparison of the
register and memory access operations that are completed by each method: the TB
and the modified RE in the SMU. The operations in Table 4.2 are those that are
required to decode 48 codewords.
W , r, and rg represent the power dissipation cost function for writing one bit
into the memory block, reading one bit from the memory block, and writing one
bit into a register, respectively. The reduction in the number of decision bits that
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are written into the memory for the new RE method is due to the termination
concept. The power that is consumed by the memory cells during the precharge
is a high percentage of a cell’s power dissipation. Also, the power consumption
of one memory cell is proportional to the number of memory cells in the memory
block [45]. The memory block used in the designs is 256 x 48 bits (256 rows and
48 columns), and the size of one register is, approximately six times the size of
one memory cell. Therefore, the following is assumed: w:rg ∼ 256 x 48:6 [46].
Since all the contents of one column of the memory block are written one at a
time, the assumption is altered to the following: w:rg ∼ 48:6 = 8:1. In addition, a
memory cell uses less power for reading than for writing, because the reading can
be performed by using a reduced swing on the bit lines. Consequently, it is assumed
that w:r ∼ 2:1 [46].
If the equivalent estimated value of w is substituted for r and rg in Table 4.2,
the results in Table 4.3 are produced. According to Table 4.3, the estimated power
reduction is 39 percent in the SMU (20 percent for the whole VD). This estimation
yields acceptable results, if it is compared to the VHDL results.
The SMU is the hottest spot in the VD due to the frequent memory accesses [22];
therefore, it is modified to reduce the power dissipation. Regarding the speed of the
VD, the ACSU is traditionally considered to be a bottleneck, because of the ACSU’s
intensive computations. Recently, the memory access speed in the SMU has created
even greater limitations. The ACSU is composed of 128 ACS butterfly modules.
One ACS butterfly module is designed at the circuit/gate level and fabricated. The
ACS module inlcudes a new shifter and a low power 16-transistor full adder. The
module is detailed in the next chapter.
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Table 4.2: Comparison of the memory/register operations to decode 48 codewords
Operation TB New RE
Writing decision bits into the memory 256 x 48 (256 x 48)/2
12288w 6144w
Reading from the memory 48 x 3 48
144r 48r
Writing into the MSB of the pointers – 256 x 48
12288rg




8-bit register shifting (shift right and ap-
pend a bit to the LSB)
48 x 3 x 8 –
1152rg
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Table 4.3: Estimated cost function for the memory/register operations to decode
48 codewords
Operation TB Modified RE
Writing decision bits into the memory 256 x 48 (256 x 48)/2
12288w 6144w
Reading from the memory 48 x 3r 48r
72w 24w
Writing into the MSB of the pointers – 256 x 48rg
1536w




8-bit register shifting (shift to the right
and append a bit to the LSB)




Add Compare Select Unit
(ACSU) Chip
For WCDMA systems with K=9, there are 256 states (28=256) in the trellis. There-
fore 512 Add and 256 Compare and Select operations need to be conducted for each
decoded bit. A total number of 256/2= 128 ACS butterfly modules are needed.
5.1 Previous Designs for the ACSU
For a large constraint length VD, which requires a low decoding rate, a state se-
quential approach is normally used, where the same ASCU unit is serially used by a
number of states [37]. To achieve higher speeds, state parallel approaches have been
adopted. Earlier attempts to increase the speed of the ACS suggest a semi ring
algebraic solution. It replaces the recursive ACS operations by an (n x n) matrix
multiplication, where n is the number of states [32]. This method is not feasible for
the large constraint length VD (K=9) that is employed in CDMA systems, because
it requires a 256 x 256 matrix multiplication.
Because the absolute values of the path metrics are not relevant (only their
relative values are), a Carry Save (CS) addition has been suggested [47]. In the CS
addition, instead of loading each carry bit to the next full adder, the carry bit is
combined with the sum bit for a new digit. This leads to a redundant representation
with a larger number of bits, but has the advantage of eliminating the ripple in
both the addition and minimum selections. Due to the increased complexity and
increased number of bits, this technique is not adopted in the proposed ACSU
design.
45
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Lou has proven that five bits and eight bits are sufficient to store the branch
metrics and path metrics [48]. To compare two path metrics, the computation of
the MSB of the result for a straight forward two’s complement subtraction of the
two 8-bit path metrics is necessary. Thus, for a butterfly organization, the required
operations are 1,024 8-bit additions, and 512 8-bit subtractions and selections. To
reduce the power consumption of the ACSU, a reformulation of the ACS operations
has been proposed in [29]. Another approach to reduce power consumption has been
developed in [36] by applying a bit serial approach instead of a bit parallel approach,
thus reducing the interconnect network between the ACSU and PMM. To improve
the throughput of the ACSU, the M -layered approach for the ACSU indicates that
M -stages of the trellis should be combined into one stage by dividing the received
codeword stream into short blocks of codewords with a length of M [24]. Thus,
instead of entering only one codeword to one stage of the ACS, a group of M
codewords are entered to one M -layered ACSU. The memory and computational
requirements increase drastically with the increased value of M . A special case
for the M -layered method is the radix-4 (M=2) method in [25] which improves
the throughput by a factor of 1.7, compared to the throughput of the conventional
radix-2 VDs. The radix-4 implementation has been further improved in [27][26], but
the relative power consumption of this technique has never been investigated. In
[28], a technique, called the Decoupled radix-4, has combined the three techniques:
the ACS operations reformulation, the Radix-4 method, and the bit serial approach.
Many researchers have explored the problem of interconnecting the various ACS
modules [38] [49]. The interconnection problem results from the feedback that is
inherent in the ACSU. The PMs that are calculated at one time stage are used in
the next time stage to calculate the new PMs. Therefore, there are 256 connections
among the 128 ACS modules in the parallel approach. If each connection is, in
turn, composed of eight bits, the interconnection load is fairly large. As as a
result, the bit serial approach significantly reduces the interconnection load. Based
on the in-place updating of the path metrics [50], Chang has presented an efficient
architecture for the VA which reduces the interconnection complexity of the ACSU,
in addition to reducing the memory size and operations [51].
The ACSU architecture that is adopted in this research is presented in the next
section.
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5.2 Bit Serial ACS Architecture
For the modified RE method, the bit serial approach is used. The block diagram for
one ACSU is displayed in Figure 5.1 The bit serial approach significantly reduces the
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Figure 5.1: Bit serial ACS architecture
interconnection load, but does not allow for the reformulation of the ACS functions.
Thus, the traditional addition and subtraction operations are performed in the bit
serial ACSU. However, the bit serial approach necessitates two 8-bit registers for
each PM to temporarily store the two calculated PM values which are compared in
the ACSU so that the smaller one can be chosen as the new PM. In addition, extra
registers are required to store the carry bits that are generated during the addition
and subtraction operations in the ACSU. The registers’ overload is reduced by
using a ring-type FIFO register [36] [52]. According to the power estimates, a shift
register based circuit consumes 35 percent more power than the ring-type FIFO
[36]. But an 8-bit ring-type FIFO requires two 8-bit address pointers to control the
FIFO functionality. In this work, a very simple shifter is introduced which requires
only one control signal and is composed of eight master latches with a new design.
Chapter 5 Add Compare Select Unit (ACSU) Chip 48
5.3 Simple Shift Register
Figure 5.2 is a diagram of the 8-bit shifter that is used in the ACSU. The transistor
































































Figure 5.3: New master latch
The master latch is a slight modification of a regular transmission gate latch.
The output stage is changed to ensure a proper shift operation with only one clock
signal. The output is enabled by an NMOS pass transistor and buffered with an in-
verter. Since the output of the NMOS pass transistor has a high level of (VDD−VT ),
the output buffer adopts a feedback PMOS device to restore the high level to the
VDD [2]. For simulation purposes, the input and output signals are generated from
buffers in order to emulate real conditions. The two control signals for controlling
the shift operation are the inverse of each other. Since WON is generated by in-
verting the clock WO, this simple shifter requires only one clock signal. The timing
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simulation for the 8-bit-shifter is shown in Figure 5.4. If minimum sized transistors
with a width of 0.5µm (0.18 µm technology) are used, a maximum frequency of
125MHz is achieved. The delay at this frequency is 0.6ns.
Figure 5.4: Timing simulations for the 8-bit shifter
5.3.1 Power Consumption
The shifter, in the ACSU design consumes more power than the ring-type FIFO.
However, the simple shifter requires only one clock signal, whereas the ring-type
FIFO requires eight control signals. These signals are anti phase and are routed
to all 128 ACSU pairs. Since the routing presents a high hardware overhead, the
simple shifter is used.
The ACSU is responsible for adding the BM to the corresponding PMs, and
then comparing them so that the smaller PM can be chosen. Because the bit serial
approach is adopted, extra registers are needed to save the carry bits.
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5.4 Carry Propagation
The output of the carry’s register, needs to be reset at the beginning of each cycle
of the ACS operation. Only the output, not the content of the carry’s register,
must be reset. Resetting the content causes logical errors, because the FA itself is
not synchronized. Consequently, correct functionality is maintained by providing
the inputs at the appropriate time. A resetter, composed of only one transistor as
shown in Figure 5.5, is used.
Line to be Reset
Reset-Signal
Figure 5.5: Simple resetter
The low power FA used in the ACSU is discussed in the next section.
5.5 Low Power Adder
The bit serial approach requires three 1-bit FAs for each branch of the butterfly
ACSU. Thus, the VD needs (256*3=)768 1-bit FAs. Therefore, it is essential to use
a low power FA design. Shams and Bayoumi have devised a novel high performance
CMOS one-bit FA cell [53] [54], which outperforms other standard implementations.
Another implementation, presented in [55], apparently has a lower power consump-
tion, but due to the lack of detailed transistor sizing information and questionable
loading effects, this cell is not used in the ACSU. The 16-transistor FA cell is
presented in Figure 5.6.
5.6 Chip Specifications
One ACS butterfly module is fully designed and implemented on a chip. The chips
fall into two general categories: core limited and pad limited. A core limited chip is
one in which the size of the chip is dependent on the amount of logic it contains. The
perimeter of the chip is more than sufficient to support the I/O, clock, power, and

















Figure 5.6: 16-transistor low power FA
ground bonding pads surrounding the chip. A pad limited chip’s size is dictated by
the bonding pads on the chip’s perimeter. The pads are as close as possible which
is consistent with the chip’s design rules. Also, there can be a wasted, open area
within the chip’s core.
The fabricated ACS chip is pad limited and has a size of 1756µm x 1489µm.
The fabrication is run through Canadian Microelectronics Corporation (CMC) by
using 0.18µm technology. Figure 5.7 shows the layout of the design, including the
pads.
The chip operates at a 3.3v ring voltage and a 1.8v core voltage. A snapshot
of the timing simulation for the designed chip with pads attached is depicted in
Figure 5.8. The input signals are listed on the right side of the figure and the
output signals are listed on the left side of the figure. There are two clock signals
(W0, W0n), four data signals (BMip, BMjp, PMi, PMj, and msb BMjp), and four
control signals (reset comp, reset PM , comp enable, and comp enable n). The
function of the control signals is detailed in Table 5.1.
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53Figure 5.8: Timing simulation of the layout
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Table 5.1: Function of the control signals
Control Signal Function
reset PM to reset the PMs for the first cycle of the ACS module
reset comp to reset the carry signals at the proper time
comp enable to control the latch that latches the subtraction’s MSB
comp enable n which decides the smaller PM
Two packages are chosen for fabrication: the 40DIP and 44CQFP. The 40 pin
DIP performs well at up to about 50 or 60 MHz, but the parasitic losses distort
the signals if the chip operates at frequencies higher than 60 MHz. Therefore,
40DIP chips are only used for the basic operational checks. The 44CQFP package
can operate at 160 MHz easily, and therefore is the best choice for the at-speed
testing.
5.6.1 Chip Testing
The testing of the 40DIP chip was run on the IMS Tester at CMC. I sent the test
vectors and they set up the testing equipment and the test settings and ran several
tests. We shared the application online and I ran the final test. The snapshot
of the final test is shown in Figure 5.9. All outputs were generated correctly at























Figure 5.9: Testing simulations of the chip on the IMS shifter
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The fabricated chip represents only one ACS butterfly module for the modified
RE VD, and the VD is fully implemented on an FPGA after the VD’s power




The modified RE VD uses a memory of 256 x 48. This is the minimum memory a
traditional implementation of the VD requires to decode a convolutional code with
K = 9 and r = 1/3. The modified RE architecture is further enhanced to reduce
the required memory to zero. This is detailed in this chapter.
6.1 Architecture of the MLVD
The diagram of the modified RE approach, which was detailed in Chapter 4, is
presented in Figure 6.1. This figure displays the successive values for the pointers
and rows of memory over time. A closer look reveals that each row of memory
is used to trace the decoded bits, if an initial state is assumed. The first row of
memory decodes the data, if an initial state, S0, is assumed. The last row records
the decoded data, if an initial state, S255, is assumed, and so on. At the end of
the decoding process, the row which has the lowest PM is chosen to be the decoder
output. If the initial state is known, are all these rows of memory necessary?
Absolutely not. For example, if the initial state is zero, then only the first row of
memory is needed. In other words, the storage of the decoded bits is necessary in
order to choose only one row of memory at the end to represent the actual decoded
bits. If the required row of memory is predetermined, then there is no need for the
storage of the other rows.
Furthermore, there is no need for the storage of the row that is assigned to
the predetermined initial state, because the RE approach generates the decoded
bits in the correct order. The decoded bits are produced, and then read out from
57
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Figure 6.1: New RE approach with pointer implementation (the upper register
carries the pointer and the lower register carries the decoded bits)
the decoder. Thus, a memory free Viterbi decoder can be implemented by solely
resetting the encoder contents for each L bits that are encoded. There is no need
to interrupt the data sequence nor to transmit a long sequence of zero data bits.
The encoded data is continuous, but the contents of the encoder bits (eight bits for
K = 9 convolutional encoder) are reset to zero for each L bits transmitted. The only
overhead for such an implementation in a communication system is to synchronize
between the transmitter and the receiver. The new VD implementation is called,
the MemoryLess Viterbi Decoder (MLVD). Since the MLVD needs to track only
one row, the MLVD requires only one pointer to track the current position of the
decoder in the trellis in Figure 6.2.
The MLVD is designed in VHDL for the WCDMA applications. As mentioned
in Chapter 3, the specifications for the VD for the reverse link (mobile to base) of
WCDMA applications are listed in Table 6.1.
Figure 6.2: MLVD approach with pointer implementation (the upper box carries
the pointer and the lower box carries the decoded bits)
The MLVD is an extra low power design for a VD with the only restriction of
resetting the encoder register at each L of the encoded data bits and providing the
necessary synchronization. The block diagram of the MLVD, designed in VHDL,
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Table 6.1: VD specifications
Constraint Length K = 9
Coding Rate r=1/3
Generator Polynomials G0= 557, G1=663 G2=711
Decision Level 3-bit Soft Decision
Path Metric 8-Modulo Arithmetic
Target Speed 2Mbps









































Figure 6.3: MLVD block diagram
In order to have a built-in self-test design, a Linear Feedback Shift Register
(LFSR) and a comparator are added. The LFSR produces the random input for
the encoder, whereas the comparator compares the delayed version of the LFSR
with the output of the MLVD. An output signal, status, indicates the correct func-
tionality of the design. The VHDL code for the MLVD is listed in Appendix A.
The following is a discussion of the different parts of the MLVD design and their
functionality.
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6.1.1 Convolutional Encoder
The convolutional encoder that is implemented is that of the reverse link for
WCDMA applications. It is a K=9 and r=1/3 convolutional encoder. Its in-
put is generated by a LFSR which generates a random sequence of ones and zeros.
Figure 6.4 shows the block diagram of the convolutional encoder. Three outputs
are generated for each bit encoded. To implement a soft-decision VD, the output
of the encoder is translated from (0,1) to (101, 011). 101 is the two’s complement
representation of the decimal number -3, and 011 is the representation of the dec-
imal number 3. The output of the encoder is fed directly (without noise) into the
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Figure 6.4: Convolutional encoder: G0=557, G1=663, and G2=711
6.1.2 Branch Metric Unit (BMU)
In the VA for decoding convolutional codes, the squared Euclidean distance is the
optimum branch metric for decoding sequences that are transmitted in an AWGN
channel [21]. Multiplication operations or look up tables are required for the VA to
compute the squared distances to obtain the branch metrics. However, for binary
convolutional codes, it is proven that linear distances (Hamming distances) can be
used as the optimum branch metrics. This is true for convolutional codes, using
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anti-podal signaling [56], and for trellis codes with Quadrature Phase Shift Keying
(QPSK), 8-Phase Shift Keying (8-PSK), 16 Quadrature Amplitude Modulation
(16-QAM), or larger constellations [57].
For three 3-bit soft decision input bits, (i0, i1, i2), each ranging from -3 to 3,
eight 5-bit branch metrics are generated. The decision bits are represented in the
two’s complement representation. The BMU performs simple add and subtract
operations on the decision bits to generate the output; for example, the branch
metric for the state transition which produces the binary output (010) is i0-i1+i2.
The BMU performs the computations, as represented in Figure 6.5. The output of
the BMU is still in a two’s complement format. The bit serial format of the branch
metrics is generated by the parallel to serial module at the output of the BMU, as
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Figure 6.5: Branch Metric Unit (BMU) operations
6.1.3 Add Compare Select Unit(ACSU)
The ACSU is composed of 128 units; each is composed of an ACS butterfly module,
as shown in Figure 6.6. The functionality of each ACS module is as described
in Chapter 5, and the input PMs and BMs for the different ACSs are detailed
in Appendix B. The routing among the different ACSU modules represents an
overhead, which is left for the automatic optimization of the FPGA router.
6.1.4 Add Compare Select TO Survivor Memory (ACSTOSM)
The ACSTOSM is employed to route the decision of the appropriate ACS module
to the output. The ACSTOSM is a 256 to one decoder. The select signal for this














Figure 6.6: One ACS butterfly module
large decoder is the output of the pointer module. The output of the ACSTOSM
module is already the decoded output sequence of the VD, but is fed back into the
pointer module to update the current state in the decoding trellis.
6.1.5 Pointer
The pointer block contains the current state of the decoder (eight bits). For each
bit decoded, the pointer content is updated. The exact position of the bit that will
be updated is determined by the MSB block.
6.1.6 Most Significant Bit (MSB)
The MSB block has eight outputs that point to the eight bits of the pointer in
parallel. At the reset, the eighth bit of the MSB block is enabled which, in turn,
causes the eighth bit of the pointer to be the most significant bit. After accessing
an incoming code word in the ACSU, a decision bit is written into the MSB of
the pointer, and the output of the MSB block is shifted to the right so that only
the seventh bit is enabled. For the pointer, this indicates that the seventh bit
is now considered to be the most significant bit. In this case, pointer P should
be read in the following order: P6P5P4P3P2P1P0P7, instead of the usual order:
P7P6P5P4P3P2P1P0. This process continues with each incoming code word.
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6.2 Power Consumption of the MLVD
To calculate the power reduction estimation, cost values for the MLVD operations
are provided in Table 6.2. It is noted that many operations are no longer exe-
cuted with the MLVD. The total in Table 6.2 shows that there is almost no power
consumption that is associated with the SMU anymore. This occurs because all
the SMU operations are related to the memory, and for the MLVD, no memory is
required. Typically, the SMU consumes about 50 percent of the total VD power.
Thus the MLVD reduces the power consumption of the VD by half. The MLVD has
the same BER as the modified RE VD has. Table 6.3 demonstrates a quick com-
parison of the specification for the Traditional TB [36], the modified RE method
[58], and the MLVD. To prepare the MLVD VHDL design that is implemented on
the FPGA, the design is synthesized by using Synopsys tools. Then, the design
is imported into Xilinx tools for the mapping and routing; then a VHDL file with
timing information is re-simulated for the timing verification. The next two figures
(Figure 6.7 and Figure 6.8) represent snapshots of the timing simulation for the
MLVD.The last step is to generate the bit file that is downloaded on the FPGA
chip.
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Table 6.2: Estimated cost function to decode 48 codewords
Operation TB Modified RE MLVD
Writing decision bits into the
memory
256 x 48 6144w –
12288w
Reading from the memory 48 x 3 r 48r –
72w 24w
Writing into the MSB of the
pointers
– 256 x 48 rg 48rg
1536w 6w




8-bit register shifting (shift to the
right and append a bit to the
LSB)
48 x 3 x 8rg – –
144w
Total 12504w 7736w 6w
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Table 6.3: Specifications comparison
Specification TB Modified RE MLVD
Power Consumption 100% 80% 50%
Memory 2 x 48 x 256 48 x 256 –
Coding Gain 3.7dB 2.6dB ∼2.6dB


































Figure 6.8: Snapshot of the timing simulation for the routed MLVD (zoom out)
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6.3 Xilinx Implementation and Test Results
The MLVD is designed and implemented on a 2V6000 Xilinx chip. The chip is
mounted on a rapid prototyping system provided to the University of Waterloo by
CMC. The System includes the LT-XC2V6000 logic tile, which provides some leds
to be connected to the output of the Xilinx Chip. These are used to flash serially
in the case of the correct functionality. The MLVD consumes only 8 percent of
the total slices of the 2V6000, comprising a total of 68,736 gates. The design
consumes 16 I/O bits, and can be implemented on a much smaller FPGA, but
was not available. Even the power consumption of the design on the FPGA is not
very significant, because the main objective is to test the design feasibility and
operability. The MLVD has a latency of two bits. The implemented design on the
Xilinx FAPGA operates at 25 MHz with a decoding throughput of more than 3
Mbps. The detailed code is in Appendix A. Figure 6.9 shows the RPP system,
mounted in a PC.




Among the several architectures that are available to realize the VD, the RE method
is conceptually the simplest, fastest, and most commonly used in VDs with only
small values of K. The main drawback of the RE method is its power hungry
implementation. In this work, the RE method even with large values of K (K=9)
is modified to reduce the power consumption. The power reduction is as high as
50 percent, whereas the speed of the modified RE method is still higher than that
of the TB method. An initial power reduction of 20 percent is realized by applying
the pointer concept to the RE implementation. By reinforcing the initial state of
the convolutional encoder and synchronizing the VD with the resetting procedure,
a design, the MLVD, with the highest power reduction is realized (50 percent). The
new MLVD is a memoryless high speed, low latency, and low power variation to
the VD with an approximated BER of 10−5 and an SNR of 6.1 dB. The MLVD
along with a convolutional encoder is implemented on a Xilinx 2V6000 chip to
demonstrate both the design’s functionality and feasible implementation.
For digital implementations, the Viterbi engine can be included in the core for
some modern sigital signal processors (DSPs).For example, the wireless multimedia
DSP chip in [59] supports the packed ACS byte instruction for Viterbi Decoding.
The new MLVD in this thesis requires a slight modification in this wireless multi-
media DSP and similar implementations in order to be executed by such DSPs.
This is true for 3G wireless technologies which are being produced as fast as ex-
pected because of the worldwide market downturn. Due to the low power and high
speed challenges for the 4G wireless technologies, new developments are emerging.
Analog decoders are proposed in the literature to replace digital decoders. So far,
the implemented analog decoders have only a small number of states (as high as
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four) [60] [61]. These implementations assume that the VD is adjacent to the Ana-
log to Digital Converter (ADC) in the receiver. This is not the case for the mobile
terminal receiver. Thus, if the other components in the receiver, between the ADC
and the VD, are also implemented in analog form, the ADC is shifted towards the
decoders. Then, implementing an analog MLVD with 256 states is possible in the
future.
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VHDL code for the Memoryless
Viterbi Decoder
A.1 Lfsr.vhd
l ibrary IEEE ;
use IEEE . s t d l o g i c 1 1 6 4 . a l l ;
entity l f s r i s
port ( c l o ck : s t d l o g i c ;
r e s e t : s t d l o g i c ;
data out : out s t d l o g i c ) ;
end l f s r ;
−− The l i n e a r feedback s h i f t r e g i s t e r s e r ve s the generat ion
−− o f random input to the encoder .
architecture r t l of l f s r i s
signal l f s r r e g : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
begin
process ( c lock , r e s e t )
variable l f s r t a p : s t d u l o g i c ;
begin
i f r e s e t = ’1 ’ then
l f s r r e g <= (others = > ’1 ’) ;
data out <= ’1 ’ ;
else
i f c lock ’EVENT and c l o ck = ’1 ’ then
l f s r t a p := l f s r r e g ( 6 ) xor l f s r r e g ( 9 ) ;
l f s r r e g <= l f s r r e g ( 8 downto 0 ) & l f s r t a p ;
data out <= l f s r r e g ( 9 ) ;
end i f ;
end i f ;
end process ;
end r t l ;
A.2 Encoder.vhd
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l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . s t d l o g i c a r i t h . a l l ;
entity encoder i s
port ( data in , r e s e t , c l k : in s t d l o g i c ;
i0 , i1 , i 2 : out s t d l o g i c v e c t o r ( 2 downto 0 )
) ;
end encoder ;
−− This i s the code f o r K=9 r=1/3 encoder .
−− The output i s converted in to s o f t dec i s ion , such tha t :
−− 0 −−> −3 (101)
−− 1 −−> +3 (011)
architecture r t l of encoder i s
signal s to r ed : s t d l o g i c v e c t o r ( 0 to 8 ) ;
signal code : s t d l o g i c v e c t o r ( 0 to 2 ) ;
begin
process ( r e s e t , c lk , s tored , da ta in )
begin
i f c l k = ’1 ’ and c lk ’ event then
i f r e s e t = ’1 ’ then
s to r ed (0)<=data in ;
s to r ed ( 1 to 8)<=”00000000” ;
else
stored<=data in & sto r ed ( 0 to 7 ) ;
end i f ;
end i f ;
end process ;
code(0)<=sto red ( 0 ) XOR s to r ed ( 2 ) XOR s to r ed ( 3 ) XOR s to r ed ( 5 ) XOR
s to r ed ( 6 ) XOR s to r ed ( 7 ) XOR s to r ed ( 8 ) ;
code(1)<=sto red ( 0 ) XOR s to r ed ( 1 ) XOR s to r ed ( 3 ) XOR s to r ed ( 4 ) XOR
s to r ed ( 7 ) XOR s to r ed ( 8 ) ;
code(2)<=sto red ( 0 ) XOR s to r ed ( 1 ) XOR s to r ed ( 2 ) XOR s to r ed ( 5 ) XOR
s to r ed ( 8 ) ;
process ( code )
begin
−− the f o l l ow i n g i s to presen t code in the range (−3 to 3)
case code i s
when ”000” => i0<=”101” ; i1<=”101” ; i2<=”101” ;
when ”001” => i0<=”101” ; i1<=”101” ; i2<=”011” ;
when ”010” => i0<=”101” ; i1<=”011” ; i2<=”101” ;
when ”011” => i0<=”101” ; i1<=”011” ; i2<=”011” ;
when ”100” => i0<=”011” ; i1<=”101” ; i2<=”101” ;
when ”101” => i0<=”011” ; i1<=”101” ; i2<=”011” ;
when ”110” => i0<=”011” ; i1<=”011” ; i2<=”101” ;
when ”111” => i0<=”011” ; i1<=”011” ; i2<=”011” ;
when others => i0<=”000” ; i1<=”000” ; i2<=”000” ;
end case ;
end process ;
end r t l ;
A.3 Bmu.vhd
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l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . s t d l o g i c a r i t h . a l l ;
−− The BMU i s opera t ing at the b i t ra t e . I t r e c e i v e s so f t−dec i s i on
−− decoded b i t s in the range {−3 ,3}.
−− The output i s a s igned 5− b i t number ( in 2 ’ s complement format )
entity bmu i s
port ( i0 , i1 , i 2 : in s t d l o g i c v e c t o r ( 2 downto 0 ) ;
bmu000 , bmu001 , bmu010 , bmu011 , bmu100 , bmu101 ,
bmu110 , bmu111 : out s t d l o g i c v e c t o r ( 4 downto 0 )
) ;
end bmu;
architecture r t l of bmu i s
begin
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( i 0 ))+ conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0 ))+
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu000<=temp000 1 ;
end process ;
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( i 0 ))+ conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0))−
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu001<=temp000 1 ;
end process ;
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( i 0 ))− conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0 ))+
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu010<=temp000 1 ;
end process ;
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( i 0 ))− conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0))−
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu011<=temp000 1 ;
end process ;
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r (− conv in t eg e r ( s igned ( i 0 ))+ conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0 ))+




process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r (− conv in t eg e r ( s igned ( i 0 ))+ conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0))−
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu101<=temp000 1 ;
end process ;
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r (− conv in t eg e r ( s igned ( i 0 ))− conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0 ))+
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu110<=temp000 1 ;
end process ;
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r (− conv in t eg e r ( s igned ( i 0 ))− conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0))−
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu111<=temp000 1 ;
end process ;
end r t l ;
A.4 Parallel-to-serial.vhd
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
entity p2s i s
port ( r e s e t , c l k : in s t d l o g i c ;
din : in s t d l o g i c v e c t o r ( 4 downto 0 ) ;
s e rout : out s t d l o g i c
) ;
end p2s ;
−− This i s a p a r a l l e l to s e r i a l conver ter f o r conver t ing the
−− p a r a l l e l output o f the bmu to s e r i a l format .
architecture r t l of p2s i s
−− the c l k i s working at 8 t imes the b i t rate , wh i l e the r e s e t
−− s i g n a l works at the b i t ra t e only .
signal def1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
signal s ta r t , s i g n b i t : s t d l o g i c ;
begin
process ( r e s e t , din , c l k )
variable def2 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
i f r e s e t = ’1 ’ then
def1<=din ;
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s t a r t<=din ( 0 ) ;
s i gnb i t<=din ( 4 ) ;
e l s i f c l k = ’1 ’ and c lk ’ event then
def2 := s i g nb i t & def1 ( 4 downto 1 ) ;
s t a r t<=def1 ( 1 ) ;
def1<=def2 ;
end i f ;
end process ;
serout<=s t a r t ;
end r t l ;
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
entity p2s b lock i s
port ( r e s e t , c l k : in s t d l o g i c ;
bmu000 , bmu001 , bmu010 , bmu011 , bmu100 , bmu101 ,
bmu110 , bmu111 : in s t d l o g i c v e c t o r ( 4 downto 0 ) ;
BM: out s t d l o g i c v e c t o r ( 0 to 7 )
) ;
end p2s b lock ;
−− This module conta ins e i g h t un i t s o f the p a r a l l e l to s e r i a l ,
−− component which i s r e s p on s i b l e f o r conver t ing the p a r a l l e l
−− output o f the BMU to a s e r i a l one .
architecture s t r u c t of p2s b lock i s
−− the c l k i s working at 8 t imes the b i t rate , wh i l e the r e s e t
−− s i g n a l works at the b i t ra t e only .
component p2s
port ( r e s e t , c l k : in s t d l o g i c ;
din : in s t d l o g i c v e c t o r ( 4 downto 0 ) ;




p2s0 : p2s port map ( r e s e t , c lk , bmu000 ,BM( 0 ) ) ;
p2s1 : p2s port map ( r e s e t , c lk , bmu001 ,BM( 1 ) ) ;
p2s2 : p2s port map ( r e s e t , c lk , bmu010 ,BM( 2 ) ) ;
p2s3 : p2s port map ( r e s e t , c lk , bmu011 ,BM( 3 ) ) ;
p2s4 : p2s port map ( r e s e t , c lk , bmu100 ,BM( 4 ) ) ;
p2s5 : p2s port map ( r e s e t , c lk , bmu101 ,BM( 5 ) ) ;
p2s6 : p2s port map ( r e s e t , c lk , bmu110 ,BM( 6 ) ) ;
p2s7 : p2s port map ( r e s e t , c lk , bmu111 ,BM( 7 ) ) ;
end s t r u c t ;
A.5 Acsu.vhd
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . s t d l o g i c a r i t h . a l l ;
entity acsu i s
port (PMi , BMip , PMj , BMjp , c lk , r e s e t c a r r y , c l k sub : in s t d l o g i c ;




−− This module r ep re s en t s one un i t o f the add compare s e l e c t operat ion .
architecture r t l of acsu i s
signal r e s u l t c , r e s u l t a i n t e r n a l , r e su l t a ba r , c ina : s t d l o g i c ;
signal r e s u l t b i n t e r n a l , c inb : s t d l o g i c ;
signal c inc , s e l e c t i o n , c l k da ta : s t d l o g i c ;
signal r e su l t a , r e s u l t b : s t d l o g i c v e c t o r ( 0 to 7 ) ;
begin
c lk data <= c lk ;
−− This process r ep re s en t s the f i r s t and second FIFO and the l a t c h e s
−− f o r the carry o f the three FAs and a l s o the s e l e c t i o n o f the
−− sma l l e r PM according to the MSB of the sub t r a c t i on .
process ( c lk data , r e s u l t c , r e su l t a ba r , BMjp , PMj , r e su l t a ba r , s e l e c t i o n ,
cinb , c inc , c lk sub , r e s e t c a r r y , c lk , BMip , PMi , cina ,
r e s u l t a i n t e r n a l , r e s u l t b i n t e r n a l , r e su l t a , r e s u l t b )
begin
i f r e s e t c a r r y = ’1 ’ then
cina <=’0 ’;
cinb <=’0 ’;
c inc <=’0 ’;
e l s i f c l k da ta = ’0 ’and c lk data ’ event then
cina <= ((PMi AND BMip ) OR ( c ina AND PMi ) OR ( c ina AND BMip ) ) ;
cinb <= ((PMj AND BMjp ) OR ( c inb AND PMj) OR ( c inb AND BMjp ) ) ;
c inc <= (( r e s u l t a b a r AND r e s u l t b i n t e r n a l ) OR ( c i n c AND r e s u l t a b a r ) OR
( c i n c AND r e s u l t b i n t e r n a l ) ) ;
end i f ;
i f c l k = ’1 ’ then
−− f i r s t FA
r e s u l t a i n t e r n a l <=PMi XOR BMip XOR ( c ina ) ;
r e su l t a ba r <=not (PMi XOR BMip XOR ( c ina ) ) ;
−− second FA
r e s u l t b i n t e r n a l <=PMj XOR BMjp XOR ( c inb ) ;
−− t h i r d FA, which ac t s as a sub t r a c t o r
r e s u l t c <= re s u l t a b a r XOR r e s u l t b i n t e r n a l XOR ( c i n c ) ;
end i f ;
end process ;
process ( c lk data , r e s u l t c , r e su l t a ba r ,BMjp , PMj , r e su l t a ba r , s e l e c t i o n , cinb ,
c inc , c lk sub , r e s e t c a r r y , c lk , BMip , PMi , cina , r e s u l t a i n t e r n a l ,
r e s u l t b i n t e r n a l , r e su l t a , r e s u l t b )
begin
i f c l k = ’0 ’ and c lk ’ event then
r e s u l t a ( 0 to 7)<= r e s u l t a i n t e r n a l&r e s u l t a ( 0 to 6 ) ;
r e s u l t b ( 0 to 7)<= r e s u l t b i n t e r n a l&r e s u l t b ( 0 to 6 ) ;
i f c l k sub = ’1 ’ then
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s e l e c t i o n <= not ( r e s u l t c ) ;
−− comp out <=not ( r e s u l t c ) ;
end i f ;
end i f ;
end process ;
comp out<=s e l e c t i o n ;
PM<=r e s u l t a ( 7 ) when s e l e c t i o n = ’1 ’ else r e s u l t b ( 7 ) ;
end r t l ;
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
entity a c su pa i r i s
port (PMi , BMip , PMj , BMjp , c lk , r e s e t c a r r y : in s t d l o g i c ;
msb BMjp , comp enable , reset PM : in s t d l o g i c ;
PMp, PMq, termi , termj , dec i , dec j : out s t d l o g i c
) ;
end a c su pa i r ;
−− This module r ep re s en t s one b u t t e r f l y unit , which conta ins a pa i r
−− o f the ACSU components .
architecture r t l of a c su pa i r i s
component acsu
port (PMi , BMip , PMj , BMjp , c lk , r e s e t c a r r y , c l k sub : in s t d l o g i c ;
PM, comp out : out s t d l o g i c
) ;
end component ;
signal PMi internal , PMj internal , comp1 , comp2 : s t d l o g i c ;
begin
acsu1 : acsu port map( PMi internal , BMip , PMj internal , BMjp , c lk , r e s e t c a r r y ,
comp enable , PMp, comp1 ) ;
acsu2 : acsu port map( PMi internal , BMjp , PMj internal , BMip , c lk , r e s e t c a r r y ,
comp enable , PMq, comp2 ) ;
process (PMi , PMj , reset PM , c l k )
begin
I f ( c l k = ’1 ’ and c lk ’ event ) then
−− (PMi and PMj need to be r e s e t wi th each r e s e t o f the decoder )
PMi internal<=PMi AND reset PM ;
PMj internal<=PMj AND reset PM ;
end i f ;
end process ;
termi<=(not ( comp1 ) ) and ( not ( comp2 ) ) ;
termj<=comp1 and comp2 ;
dec i <=(not ( comp1 ) and comp2 ) or ( msb BMjp and ( not ( comp1 ) ) and ( not ( comp2 ) ) ) or
( (msb BMjp ) and comp1 and comp2 ) ;
decj <=(not ( comp2 ) and comp1 ) or ( not (msb BMjp ) and ( not ( comp1 ) )and(not ( comp2 ) ) )
or ( not (msb BMjp ) and comp1 and comp2 ) ;
end r t l ;
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
entity ac su b lock i s
port (BM, msb BMjp : s t d l o g i c v e c t o r ( 0 to 7 ) ;
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c lk , r e s e t c a r r y : in s t d l o g i c ;
comp enable , reset PM : in s t d l o g i c ;
term , dec : out s t d l o g i c v e c t o r ( 0 to 255)
) ;
end ac su b lock ;
−− This module r ep re s en t s the whole ACSU. I t conta ins 126 un i t s o f the
−− acsu component .
architecture s t r u c t of ac su b lock i s
component a c su pa i r
port (PMi , BMip , PMj , BMjp , c lk , r e s e t c a r r y : in s t d l o g i c ;
msb BMjp , comp enable , reset PM : in s t d l o g i c ;
PMp, PMq, termi , termj , dec i , dec j : out s t d l o g i c
) ;
end component ;
signal PM: s t d l o g i c v e c t o r ( 0 to 2 5 5 ) ;
begin
ac su pa i r 1 : a c su pa i r port map
(PM( 0 ) , BM( 0 ) , PM(128 ) , BM( 7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(0 ) , PM( 1 ) , term ( 0 ) , term (128 ) , dec ( 0 ) , dec ( 1 2 8 ) ) ;
a c su pa i r 2 : a c su pa i r port map
(PM( 1 ) , BM( 3 ) , PM(129 ) , BM( 4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(2 ) , PM( 3 ) , term ( 1 ) , term (129 ) , dec ( 1 ) , dec ( 1 2 9 ) ) ;
a c su pa i r 3 : a c su pa i r port map
(PM( 2 ) , BM( 5 ) , PM(130 ) , BM( 2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(4 ) , PM( 5 ) , term ( 2 ) , term (130 ) , dec ( 2 ) , dec ( 1 3 0 ) ) ;
a c su pa i r 4 : a c su pa i r port map
(PM( 3 ) , BM( 6 ) , PM(131 ) , BM( 1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(6 ) , PM( 7 ) , term ( 3 ) , term (131 ) , dec ( 3 ) , dec ( 1 3 1 ) ) ;
a c su pa i r 5 : a c su pa i r port map
(PM( 4 ) , BM( 6 ) , PM(132 ) , BM( 1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(8 ) , PM( 9 ) , term ( 4 ) , term (132 ) , dec ( 4 ) , dec ( 1 3 2 ) ) ;
a c su pa i r 6 : a c su pa i r port map
(PM( 5 ) , BM( 5 ) , PM(133 ) , BM( 2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(10 ) , PM(11 ) , term ( 5 ) , term (133 ) , dec ( 5 ) , dec ( 1 3 3 ) ) ;
a c su pa i r 7 : a c su pa i r port map
(PM( 6 ) , BM( 3 ) , PM(134 ) , BM( 4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(12 ) , PM(13 ) , term ( 6 ) , term (134 ) , dec ( 6 ) , dec ( 1 3 4 ) ) ;
a c su pa i r 8 : a c su pa i r port map
(PM( 7 ) , BM( 0 ) , PM(135 ) , BM( 7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(14 ) , PM(15 ) , term ( 7 ) , term (135 ) , dec ( 7 ) , dec ( 1 3 5 ) ) ;
a c su pa i r 9 : a c su pa i r port map
(PM( 8 ) , BM( 2 ) , PM(136 ) , BM( 5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(16 ) , PM(17 ) , term ( 8 ) , term (136 ) , dec ( 8 ) , dec ( 1 3 6 ) ) ;
a c su pa i r 10 : a c su pa i r port map
(PM( 9 ) , BM( 1 ) , PM(137 ) , BM( 6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(18 ) , PM(19 ) , term ( 9 ) , term (137 ) , dec ( 9 ) , dec ( 1 3 7 ) ) ;
a c su pa i r 11 : a c su pa i r port map
(PM(10 ) , BM( 7 ) , PM(138 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(20 ) , PM(21 ) , term ( 1 0 ) , term (138 ) , dec ( 1 0 ) , dec ( 1 3 8 ) ) ;
a c su pa i r 12 : a c su pa i r port map
(PM(11 ) , BM( 4 ) , PM(139 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(22 ) , PM(23 ) , term ( 1 1 ) , term (139 ) , dec ( 1 1 ) , dec ( 1 3 9 ) ) ;
a c su pa i r 13 : a c su pa i r port map
(PM(12 ) , BM( 4 ) , PM(140 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(24 ) , PM(25 ) , term ( 1 2 ) , term (140 ) , dec ( 1 2 ) , dec ( 1 4 0 ) ) ;
a c su pa i r 14 : a c su pa i r port map
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(PM(13 ) , BM( 7 ) , PM(141 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(26 ) , PM(27 ) , term ( 1 3 ) , term (141 ) , dec ( 1 3 ) , dec ( 1 4 1 ) ) ;
a c su pa i r 15 : a c su pa i r port map
(PM(14 ) , BM( 1 ) , PM(142 ) , BM(6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(28 ) , PM(29 ) , term ( 1 4 ) , term (142 ) , dec ( 1 4 ) , dec ( 1 4 2 ) ) ;
a c su pa i r 16 : a c su pa i r port map
(PM(15 ) , BM( 2 ) , PM(143 ) , BM(5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(30 ) , PM(31 ) , term ( 1 5 ) , term (143 ) , dec ( 1 5 ) , dec ( 1 4 3 ) ) ;
a c su pa i r 17 : a c su pa i r port map
(PM(16 ) , BM( 5 ) , PM(144 ) , BM(2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(32 ) , PM(33 ) , term ( 1 6 ) , term (144 ) , dec ( 1 6 ) , dec ( 1 4 4 ) ) ;
a c su pa i r 18 : a c su pa i r port map
(PM(17 ) , BM( 6 ) , PM(145 ) , BM(1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(34 ) , PM(35 ) , term ( 1 7 ) , term (145 ) , dec ( 1 7 ) , dec ( 1 4 5 ) ) ;
a c su pa i r 19 : a c su pa i r port map
(PM(18 ) , BM( 0 ) , PM(146 ) , BM(7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(36 ) , PM(37 ) , term ( 1 8 ) , term (146 ) , dec ( 1 8 ) , dec ( 1 4 6 ) ) ;
a c su pa i r 20 : a c su pa i r port map
(PM(19 ) , BM( 3 ) , PM(147 ) , BM(4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(38 ) , PM(39 ) , term ( 1 9 ) , term (147 ) , dec ( 1 9 ) , dec ( 1 4 7 ) ) ;
a c su pa i r 21 : a c su pa i r port map
(PM(20 ) , BM( 3 ) , PM(148 ) , BM(4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(40 ) , PM(41 ) , term ( 2 0 ) , term (148 ) , dec ( 2 0 ) , dec ( 1 4 8 ) ) ;
a c su pa i r 22 : a c su pa i r port map
(PM(21 ) , BM( 0 ) , PM(149 ) , BM(7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(42 ) , PM(43 ) , term ( 2 1 ) , term (149 ) , dec ( 2 1 ) , dec ( 1 4 9 ) ) ;
a c su pa i r 23 : a c su pa i r port map
(PM(22 ) , BM( 6 ) , PM(150 ) , BM(1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(44 ) , PM(45 ) , term ( 2 2 ) , term (150 ) , dec ( 2 2 ) , dec ( 1 5 0 ) ) ;
a c su pa i r 24 : a c su pa i r port map
(PM(23 ) , BM( 5 ) , PM(151 ) , BM(2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(46 ) , PM(47 ) , term ( 2 3 ) , term (151 ) , dec ( 2 3 ) , dec ( 1 5 1 ) ) ;
a c su pa i r 25 : a c su pa i r port map
(PM(24 ) , BM( 7 ) , PM(152 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(48 ) , PM(49 ) , term ( 2 4 ) , term (152 ) , dec ( 2 4 ) , dec ( 1 5 2 ) ) ;
a c su pa i r 26 : a c su pa i r port map
(PM(25 ) , BM( 4 ) , PM(153 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(50 ) , PM(51 ) , term ( 2 5 ) , term (153 ) , dec ( 2 5 ) , dec ( 1 5 3 ) ) ;
a c su pa i r 27 : a c su pa i r port map
(PM(26 ) , BM( 2 ) , PM(154 ) , BM(5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(52 ) , PM(53 ) , term ( 2 6 ) , term (154 ) , dec ( 2 6 ) , dec ( 1 5 4 ) ) ;
a c su pa i r 28 : a c su pa i r port map
(PM(27 ) , BM( 1 ) , PM(155 ) , BM(6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(54 ) , PM(55 ) , term ( 2 7 ) , term (155 ) , dec ( 2 7 ) , dec ( 1 5 5 ) ) ;
a c su pa i r 29 : a c su pa i r port map
(PM(28 ) , BM( 1 ) , PM(156 ) , BM(6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(56 ) , PM(57 ) , term ( 2 8 ) , term (156 ) , dec ( 2 8 ) , dec ( 1 5 6 ) ) ;
a c su pa i r 30 : a c su pa i r port map
(PM(29 ) , BM( 2 ) , PM(157 ) , BM(5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(58 ) , PM(59 ) , term ( 2 9 ) , term (157 ) , dec ( 2 9 ) , dec ( 1 5 7 ) ) ;
a c su pa i r 31 : a c su pa i r port map
(PM(30 ) , BM( 4 ) , PM(158 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(60 ) , PM(61 ) , term ( 3 0 ) , term (158 ) , dec ( 3 0 ) , dec ( 1 5 8 ) ) ;
a c su pa i r 32 : a c su pa i r port map
(PM(31 ) , BM( 7 ) , PM(159 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(62 ) , PM(63 ) , term ( 3 1 ) , term (159 ) , dec ( 3 1 ) , dec ( 1 5 9 ) ) ;
a c su pa i r 33 : a c su pa i r port map
(PM(32 ) , BM( 4 ) , PM(160 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(64 ) , PM(65 ) , term ( 3 2 ) , term (160 ) , dec ( 3 2 ) , dec ( 1 6 0 ) ) ;
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ac su pa i r 34 : a c su pa i r port map
(PM(33 ) , BM( 7 ) , PM(161 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(66 ) , PM(67 ) , term ( 3 3 ) , term (161 ) , dec ( 3 3 ) , dec ( 1 6 1 ) ) ;
a c su pa i r 35 : a c su pa i r port map
(PM(34 ) , BM( 1 ) , PM(162 ) , BM(6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(68 ) , PM(69 ) , term ( 3 4 ) , term (162 ) , dec ( 3 4 ) , dec ( 1 6 2 ) ) ;
a c su pa i r 36 : a c su pa i r port map
(PM(35 ) , BM( 2 ) , PM(163 ) , BM(5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(70 ) , PM(71 ) , term ( 3 5 ) , term (163 ) , dec ( 3 5 ) , dec ( 1 6 3 ) ) ;
a c su pa i r 37 : a c su pa i r port map
(PM(36 ) , BM( 2 ) , PM(164 ) , BM(5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(72 ) , PM(73 ) , term ( 3 6 ) , term (164 ) , dec ( 3 6 ) , dec ( 1 6 4 ) ) ;
a c su pa i r 38 : a c su pa i r port map
(PM(37 ) , BM( 1 ) , PM(165 ) , BM(6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(74 ) , PM(75 ) , term ( 3 7 ) , term (165 ) , dec ( 3 7 ) , dec ( 1 6 5 ) ) ;
a c su pa i r 39 : a c su pa i r port map
(PM(38 ) , BM( 7 ) , PM(166 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(76 ) , PM(77 ) , term ( 3 8 ) , term (166 ) , dec ( 3 8 ) , dec ( 1 6 6 ) ) ;
a c su pa i r 40 : a c su pa i r port map
(PM(39 ) , BM( 4 ) , PM(167 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(78 ) , PM(79 ) , term ( 3 9 ) , term (167 ) , dec ( 3 9 ) , dec ( 1 6 7 ) ) ;
a c su pa i r 41 : a c su pa i r port map
(PM(40 ) , BM( 6 ) , PM(168 ) , BM(1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(80 ) , PM(81 ) , term ( 4 0 ) , term (168 ) , dec ( 4 0 ) , dec ( 1 6 8 ) ) ;
a c su pa i r 42 : a c su pa i r port map
(PM(41 ) , BM( 5 ) , PM(169 ) , BM(2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(82 ) , PM(83 ) , term ( 4 1 ) , term (169 ) , dec ( 4 1 ) , dec ( 1 6 9 ) ) ;
a c su pa i r 43 : a c su pa i r port map
(PM(42 ) , BM( 3 ) , PM(170 ) , BM(4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(84 ) , PM(85 ) , term ( 4 2 ) , term (170 ) , dec ( 4 2 ) , dec ( 1 7 0 ) ) ;
a c su pa i r 44 : a c su pa i r port map
(PM(43 ) , BM( 0 ) , PM(171 ) , BM(7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(86 ) , PM(87 ) , term ( 4 3 ) , term (171 ) , dec ( 4 3 ) , dec ( 1 7 1 ) ) ;
a c su pa i r 45 : a c su pa i r port map
(PM(44 ) , BM( 0 ) , PM(172 ) , BM(7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(88 ) , PM(89 ) , term ( 4 4 ) , term (172 ) , dec ( 4 4 ) , dec ( 1 7 2 ) ) ;
a c su pa i r 46 : a c su pa i r port map
(PM(45 ) , BM( 3 ) , PM(173 ) , BM(4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(90 ) , PM(91 ) , term ( 4 5 ) , term (173 ) , dec ( 4 5 ) , dec ( 1 7 3 ) ) ;
a c su pa i r 47 : a c su pa i r port map
(PM(46 ) , BM( 5 ) , PM(174 ) , BM(2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(92 ) , PM(93 ) , term ( 4 6 ) , term (174 ) , dec ( 4 6 ) , dec ( 1 7 4 ) ) ;
a c su pa i r 48 : a c su pa i r port map
(PM(47 ) , BM( 6 ) , PM(175 ) , BM(1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(94 ) , PM(95 ) , term ( 4 7 ) , term (175 ) , dec ( 4 7 ) , dec ( 1 7 5 ) ) ;
a c su pa i r 49 : a c su pa i r port map
(PM(48 ) , BM( 1 ) , PM(176 ) , BM(6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(96 ) , PM(97 ) , term ( 4 8 ) , term (176 ) , dec ( 4 8 ) , dec ( 1 7 6 ) ) ;
a c su pa i r 50 : a c su pa i r port map
(PM(49 ) , BM( 2 ) , PM(177 ) , BM(5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(98 ) , PM(99 ) , term ( 4 9 ) , term (177 ) , dec ( 4 9 ) , dec ( 1 7 7 ) ) ;
a c su pa i r 51 : a c su pa i r port map
(PM(50 ) , BM( 4 ) , PM(178 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(100 ) , PM(101 ) , term ( 5 0 ) , term (178 ) , dec ( 5 0 ) , dec ( 1 7 8 ) ) ;
a c su pa i r 52 : a c su pa i r port map
(PM(51 ) , BM( 7 ) , PM(179 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(102 ) , PM(103 ) , term ( 5 1 ) , term (179 ) , dec ( 5 1 ) , dec ( 1 7 9 ) ) ;
a c su pa i r 53 : a c su pa i r port map
(PM(52 ) , BM( 7 ) , PM(180 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
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reset PM , PM(104 ) , PM(105 ) , term ( 5 2 ) , term (180 ) , dec ( 5 2 ) , dec ( 1 8 0 ) ) ;
a c su pa i r 54 : a c su pa i r port map
(PM(53 ) , BM( 4 ) , PM(181 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(106 ) , PM(107 ) , term ( 5 3 ) , term (181 ) , dec ( 5 3 ) , dec ( 1 8 1 ) ) ;
a c su pa i r 55 : a c su pa i r port map
(PM(54 ) , BM( 2 ) , PM(182 ) , BM(5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(108 ) , PM(109 ) , term ( 5 4 ) , term (182 ) , dec ( 5 4 ) , dec ( 1 8 2 ) ) ;
a c su pa i r 56 : a c su pa i r port map
(PM(55 ) , BM( 1 ) , PM(183 ) , BM(6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(110 ) , PM(111 ) , term ( 5 5 ) , term (183 ) , dec ( 5 5 ) , dec ( 1 8 3 ) ) ;
a c su pa i r 57 : a c su pa i r port map
(PM(56 ) , BM( 3 ) , PM(184 ) , BM(4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(112 ) , PM(113 ) , term ( 5 6 ) , term (184 ) , dec ( 5 6 ) , dec ( 1 8 4 ) ) ;
a c su pa i r 58 : a c su pa i r port map
(PM(57 ) , BM( 0 ) , PM(185 ) , BM(7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(114 ) , PM(115 ) , term ( 5 7 ) , term (185 ) , dec ( 5 7 ) , dec ( 1 8 5 ) ) ;
a c su pa i r 59 : a c su pa i r port map
(PM(58 ) , BM( 6 ) , PM(186 ) , BM(1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(116 ) , PM(117 ) , term ( 5 8 ) , term (186 ) , dec ( 5 8 ) , dec ( 1 8 6 ) ) ;
a c su pa i r 60 : a c su pa i r port map
(PM(59 ) , BM( 5 ) , PM(187 ) , BM(2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(118 ) , PM(119 ) , term ( 5 9 ) , term (187 ) , dec ( 5 9 ) , dec ( 1 8 7 ) ) ;
a c su pa i r 61 : a c su pa i r port map
(PM(60 ) , BM( 5 ) , PM(188 ) , BM(2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(120 ) , PM(121 ) , term ( 6 0 ) , term (188 ) , dec ( 6 0 ) , dec ( 1 8 8 ) ) ;
a c su pa i r 62 : a c su pa i r port map
(PM(61 ) , BM( 6 ) , PM(189 ) , BM(1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(122 ) , PM(123 ) , term ( 6 1 ) , term (189 ) , dec ( 6 1 ) , dec ( 1 8 9 ) ) ;
a c su pa i r 63 : a c su pa i r port map
(PM(62 ) , BM( 0 ) , PM(190 ) , BM(7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(124 ) , PM(125 ) , term ( 6 2 ) , term (190 ) , dec ( 6 2 ) , dec ( 1 9 0 ) ) ;
a c su pa i r 64 : a c su pa i r port map
(PM(63 ) , BM( 3 ) , PM(191 ) , BM(4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(126 ) , PM(127 ) , term ( 6 3 ) , term (191 ) , dec ( 6 3 ) , dec ( 1 9 1 ) ) ;
a c su pa i r 65 : a c su pa i r port map
(PM(64 ) , BM( 6 ) , PM(192 ) , BM(1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(128 ) , PM(129 ) , term ( 6 4 ) , term (192 ) , dec ( 6 4 ) , dec ( 1 9 2 ) ) ;
a c su pa i r 66 : a c su pa i r port map
(PM(65 ) , BM( 5 ) , PM(193 ) , BM(2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(130 ) , PM(131 ) , term ( 6 5 ) , term (193 ) , dec ( 6 5 ) , dec ( 1 9 3 ) ) ;
a c su pa i r 67 : a c su pa i r port map
(PM(66 ) , BM( 3 ) , PM(194 ) , BM(4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(132 ) , PM(133 ) , term ( 6 6 ) , term (194 ) , dec ( 6 6 ) , dec ( 1 9 4 ) ) ;
a c su pa i r 68 : a c su pa i r port map
(PM(67 ) , BM( 0 ) , PM(195 ) , BM(7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(134 ) , PM(135 ) , term ( 6 7 ) , term (195 ) , dec ( 6 7 ) , dec ( 1 9 5 ) ) ;
a c su pa i r 69 : a c su pa i r port map
(PM(68 ) , BM( 0 ) , PM(196 ) , BM(7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(136 ) , PM(137 ) , term ( 6 8 ) , term (196 ) , dec ( 6 8 ) , dec ( 1 9 6 ) ) ;
a c su pa i r 70 : a c su pa i r port map
(PM(69 ) , BM( 3 ) , PM(197 ) , BM(4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(138 ) , PM(139 ) , term ( 6 9 ) , term (197 ) , dec ( 6 9 ) , dec ( 1 9 7 ) ) ;
a c su pa i r 71 : a c su pa i r port map
(PM(70 ) , BM( 5 ) , PM(198 ) , BM(2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(140 ) , PM(141 ) , term ( 7 0 ) , term (198 ) , dec ( 7 0 ) , dec ( 1 9 8 ) ) ;
a c su pa i r 72 : a c su pa i r port map
(PM(71 ) , BM( 6 ) , PM(199 ) , BM(1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(142 ) , PM(143 ) , term ( 7 1 ) , term (199 ) , dec ( 7 1 ) , dec ( 1 9 9 ) ) ;
a c su pa i r 73 : a c su pa i r port map
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(PM(72 ) , BM( 4 ) , PM(200 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(144 ) , PM(145 ) , term ( 7 2 ) , term (200 ) , dec ( 7 2 ) , dec ( 2 0 0 ) ) ;
a c su pa i r 74 : a c su pa i r port map
(PM(73 ) , BM( 7 ) , PM(201 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(146 ) , PM(147 ) , term ( 7 3 ) , term (201 ) , dec ( 7 3 ) , dec ( 2 0 1 ) ) ;
a c su pa i r 75 : a c su pa i r port map
(PM(74 ) , BM( 1 ) , PM(202 ) , BM(6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(148 ) , PM(149 ) , term ( 7 4 ) , term (202 ) , dec ( 7 4 ) , dec ( 2 0 2 ) ) ;
a c su pa i r 76 : a c su pa i r port map
(PM(75 ) , BM( 2 ) , PM(203 ) , BM(5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(150 ) , PM(151 ) , term ( 7 5 ) , term (203 ) , dec ( 7 5 ) , dec ( 2 0 3 ) ) ;
a c su pa i r 77 : a c su pa i r port map
(PM(76 ) , BM( 2 ) , PM(204 ) , BM(5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(152 ) , PM(153 ) , term ( 7 6 ) , term (204 ) , dec ( 7 6 ) , dec ( 2 0 4 ) ) ;
a c su pa i r 78 : a c su pa i r port map
(PM(77 ) , BM( 1 ) , PM(205 ) , BM(6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(154 ) , PM(155 ) , term ( 7 7 ) , term (205 ) , dec ( 7 7 ) , dec ( 2 0 5 ) ) ;
a c su pa i r 79 : a c su pa i r port map
(PM(78 ) , BM( 7 ) , PM(206 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(156 ) , PM(157 ) , term ( 7 8 ) , term (206 ) , dec ( 7 8 ) , dec ( 2 0 6 ) ) ;
a c su pa i r 80 : a c su pa i r port map
(PM(79 ) , BM( 4 ) , PM(207 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(158 ) , PM(159 ) , term ( 7 9 ) , term (207 ) , dec ( 7 9 ) , dec ( 2 0 7 ) ) ;
a c su pa i r 81 : a c su pa i r port map
(PM(80 ) , BM( 3 ) , PM(208 ) , BM(4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(160 ) , PM(161 ) , term ( 8 0 ) , term (208 ) , dec ( 8 0 ) , dec ( 2 0 8 ) ) ;
a c su pa i r 82 : a c su pa i r port map
(PM(81 ) , BM( 0 ) , PM(209 ) , BM(7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(162 ) , PM(163 ) , term ( 8 1 ) , term (209 ) , dec ( 8 1 ) , dec ( 2 0 9 ) ) ;
a c su pa i r 83 : a c su pa i r port map
(PM(82 ) , BM( 6 ) , PM(210 ) , BM(1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(164 ) , PM(165 ) , term ( 8 2 ) , term (210 ) , dec ( 8 2 ) , dec ( 2 1 0 ) ) ;
a c su pa i r 84 : a c su pa i r port map
(PM(83 ) , BM( 5 ) , PM(211 ) , BM(2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(166 ) , PM(167 ) , term ( 8 3 ) , term (211 ) , dec ( 8 3 ) , dec ( 2 1 1 ) ) ;
a c su pa i r 85 : a c su pa i r port map
(PM(84 ) , BM( 5 ) , PM(212 ) , BM(2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(168 ) , PM(169 ) , term ( 8 4 ) , term (212 ) , dec ( 8 4 ) , dec ( 2 1 2 ) ) ;
a c su pa i r 86 : a c su pa i r port map
(PM(85 ) , BM( 6 ) , PM(213 ) , BM(1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(170 ) , PM(171 ) , term ( 8 5 ) , term (213 ) , dec ( 8 5 ) , dec ( 2 1 3 ) ) ;
a c su pa i r 87 : a c su pa i r port map
(PM(86 ) , BM( 0 ) , PM(214 ) , BM(7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(172 ) , PM(173 ) , term ( 8 6 ) , term (214 ) , dec ( 8 6 ) , dec ( 2 1 4 ) ) ;
a c su pa i r 88 : a c su pa i r port map
(PM(87 ) , BM( 3 ) , PM(215 ) , BM(4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(174 ) , PM(175 ) , term ( 8 7 ) , term (215 ) , dec ( 8 7 ) , dec ( 2 1 5 ) ) ;
a c su pa i r 89 : a c su pa i r port map
(PM(88 ) , BM( 1 ) , PM(216 ) , BM(6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(176 ) , PM(177 ) , term ( 8 8 ) , term (216 ) , dec ( 8 8 ) , dec ( 2 1 6 ) ) ;
a c su pa i r 90 : a c su pa i r port map
(PM(89 ) , BM( 2 ) , PM(217 ) , BM(5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(178 ) , PM(179 ) , term ( 8 9 ) , term (217 ) , dec ( 8 9 ) , dec ( 2 1 7 ) ) ;
a c su pa i r 91 : a c su pa i r port map
(PM(90 ) , BM( 4 ) , PM(218 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(180 ) , PM(181 ) , term ( 9 0 ) , term (218 ) , dec ( 9 0 ) , dec ( 2 1 8 ) ) ;
a c su pa i r 92 : a c su pa i r port map
(PM(91 ) , BM( 7 ) , PM(219 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(182 ) , PM(183 ) , term ( 9 1 ) , term (219 ) , dec ( 9 1 ) , dec ( 2 1 9 ) ) ;
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ac su pa i r 93 : a c su pa i r port map
(PM(92 ) , BM( 7 ) , PM(220 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(184 ) , PM(185 ) , term ( 9 2 ) , term (220 ) , dec ( 9 2 ) , dec ( 2 2 0 ) ) ;
a c su pa i r 94 : a c su pa i r port map
(PM(93 ) , BM( 4 ) , PM(221 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(186 ) , PM(187 ) , term ( 9 3 ) , term (221 ) , dec ( 9 3 ) , dec ( 2 2 1 ) ) ;
a c su pa i r 95 : a c su pa i r port map
(PM(94 ) , BM( 2 ) , PM(222 ) , BM(5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(188 ) , PM(189 ) , term ( 9 4 ) , term (222 ) , dec ( 9 4 ) , dec ( 2 2 2 ) ) ;
a c su pa i r 96 : a c su pa i r port map
(PM(95 ) , BM( 1 ) , PM(223 ) , BM(6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(190 ) , PM(191 ) , term ( 9 5 ) , term (223 ) , dec ( 9 5 ) , dec ( 2 2 3 ) ) ;
a c su pa i r 97 : a c su pa i r port map
(PM(96 ) , BM( 2 ) , PM(224 ) , BM(5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(192 ) , PM(193 ) , term ( 9 6 ) , term (224 ) , dec ( 9 6 ) , dec ( 2 2 4 ) ) ;
a c su pa i r 98 : a c su pa i r port map
(PM(97 ) , BM( 1 ) , PM(225 ) , BM(6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(194 ) , PM(195 ) , term ( 9 7 ) , term (225 ) , dec ( 9 7 ) , dec ( 2 2 5 ) ) ;
a c su pa i r 99 : a c su pa i r port map
(PM(98 ) , BM( 7 ) , PM(226 ) , BM(0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(196 ) , PM(197 ) , term ( 9 8 ) , term (226 ) , dec ( 9 8 ) , dec ( 2 2 6 ) ) ;
a c su pa i r100 : a c su pa i r port map
(PM(99 ) , BM( 4 ) , PM(227 ) , BM(3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(198 ) , PM(199 ) , term ( 9 9 ) , term (227 ) , dec ( 9 9 ) , dec ( 2 2 7 ) ) ;
a c su pa i r101 : a c su pa i r port map
(PM(100 ) , BM( 4 ) , PM(228 ) , BM( 3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(200 ) , PM(201 ) , term (100 ) , term (228 ) , dec ( 1 00 ) , dec ( 2 2 8 ) ) ;
a c su pa i r102 : a c su pa i r port map
(PM(101 ) , BM( 7 ) , PM(229 ) , BM( 0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(202 ) , PM(203 ) , term (101 ) , term (229 ) , dec ( 1 01 ) , dec ( 2 2 9 ) ) ;
a c su pa i r103 : a c su pa i r port map
(PM(102 ) , BM( 1 ) , PM(230 ) , BM( 6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(204 ) , PM(205 ) , term (102 ) , term (230 ) , dec ( 1 02 ) , dec ( 2 3 0 ) ) ;
a c su pa i r104 : a c su pa i r port map
(PM(103 ) , BM( 2 ) , PM(231 ) , BM( 5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(206 ) , PM(207 ) , term (103 ) , term (231 ) , dec ( 1 03 ) , dec ( 2 3 1 ) ) ;
a c su pa i r105 : a c su pa i r port map
(PM(104 ) , BM( 0 ) , PM(232 ) , BM( 7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(208 ) , PM(209 ) , term (104 ) , term (232 ) , dec ( 1 04 ) , dec ( 2 3 2 ) ) ;
a c su pa i r106 : a c su pa i r port map
(PM(105 ) , BM( 3 ) , PM(233 ) , BM( 4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(210 ) , PM(211 ) , term (105 ) , term (233 ) , dec ( 1 05 ) , dec ( 2 3 3 ) ) ;
a c su pa i r107 : a c su pa i r port map
(PM(106 ) , BM( 5 ) , PM(234 ) , BM( 2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(212 ) , PM(213 ) , term (106 ) , term (234 ) , dec ( 1 06 ) , dec ( 2 3 4 ) ) ;
a c su pa i r108 : a c su pa i r port map
(PM(107 ) , BM( 6 ) , PM(235 ) , BM( 1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(214 ) , PM(215 ) , term (107 ) , term (235 ) , dec ( 1 07 ) , dec ( 2 3 5 ) ) ;
a c su pa i r109 : a c su pa i r port map
(PM(108 ) , BM( 6 ) , PM(236 ) , BM( 1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(216 ) , PM(217 ) , term (108 ) , term (236 ) , dec ( 1 08 ) , dec ( 2 3 6 ) ) ;
a c su pa i r110 : a c su pa i r port map
(PM(109 ) , BM( 5 ) , PM(237 ) , BM( 2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(218 ) , PM(219 ) , term (109 ) , term (237 ) , dec ( 1 09 ) , dec ( 2 3 7 ) ) ;
a c su pa i r111 : a c su pa i r port map
(PM(110 ) , BM( 3 ) , PM(238 ) , BM( 4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(220 ) , PM(221 ) , term (110 ) , term (238 ) , dec ( 1 10 ) , dec ( 2 3 8 ) ) ;
a c su pa i r112 : a c su pa i r port map
(PM(111 ) , BM( 0 ) , PM(239 ) , BM( 7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
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reset PM , PM(222 ) , PM(223 ) , term (111 ) , term (239 ) , dec ( 1 11 ) , dec ( 2 3 9 ) ) ;
a c su pa i r113 : a c su pa i r port map
(PM(112 ) , BM( 7 ) , PM(240 ) , BM( 0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(224 ) , PM(225 ) , term (112 ) , term (240 ) , dec ( 1 12 ) , dec ( 2 4 0 ) ) ;
a c su pa i r114 : a c su pa i r port map
(PM(113 ) , BM( 4 ) , PM(241 ) , BM( 3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(226 ) , PM(227 ) , term (113 ) , term (241 ) , dec ( 1 13 ) , dec ( 2 4 1 ) ) ;
a c su pa i r115 : a c su pa i r port map
(PM(114 ) , BM( 2 ) , PM(242 ) , BM( 5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(228 ) , PM(229 ) , term (114 ) , term (242 ) , dec ( 1 14 ) , dec ( 2 4 2 ) ) ;
a c su pa i r116 : a c su pa i r port map
(PM(115 ) , BM( 1 ) , PM(243 ) , BM( 6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(230 ) , PM(231 ) , term (115 ) , term (243 ) , dec ( 1 15 ) , dec ( 2 4 3 ) ) ;
a c su pa i r117 : a c su pa i r port map
(PM(116 ) , BM( 1 ) , PM(244 ) , BM( 6 ) , c lk , r e s e t c a r r y , msb BMjp ( 6 ) , comp enable ,
reset PM , PM(232 ) , PM(233 ) , term (116 ) , term (244 ) , dec ( 1 16 ) , dec ( 2 4 4 ) ) ;
a c su pa i r118 : a c su pa i r port map
(PM(117 ) , BM( 2 ) , PM(245 ) , BM( 5 ) , c lk , r e s e t c a r r y , msb BMjp ( 5 ) , comp enable ,
reset PM , PM(234 ) , PM(235 ) , term (117 ) , term (245 ) , dec ( 1 17 ) , dec ( 2 4 5 ) ) ;
a c su pa i r119 : a c su pa i r port map
(PM(118 ) , BM( 4 ) , PM(246 ) , BM( 3 ) , c lk , r e s e t c a r r y , msb BMjp ( 3 ) , comp enable ,
reset PM , PM(236 ) , PM(237 ) , term (118 ) , term (246 ) , dec ( 1 18 ) , dec ( 2 4 6 ) ) ;
a c su pa i r120 : a c su pa i r port map
(PM(119 ) , BM( 7 ) , PM(247 ) , BM( 0 ) , c lk , r e s e t c a r r y , msb BMjp ( 0 ) , comp enable ,
reset PM , PM(238 ) , PM(239 ) , term (119 ) , term (247 ) , dec ( 1 19 ) , dec ( 2 4 7 ) ) ;
a c su pa i r121 : a c su pa i r port map
(PM(120 ) , BM( 5 ) , PM(248 ) , BM( 2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(240 ) , PM(241 ) , term (120 ) , term (248 ) , dec ( 1 20 ) , dec ( 2 4 8 ) ) ;
a c su pa i r122 : a c su pa i r port map
(PM(121 ) , BM( 6 ) , PM(249 ) , BM( 1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(242 ) , PM(243 ) , term (121 ) , term (249 ) , dec ( 1 21 ) , dec ( 2 4 9 ) ) ;
a c su pa i r123 : a c su pa i r port map
(PM(122 ) , BM( 0 ) , PM(250 ) , BM( 7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(244 ) , PM(245 ) , term (122 ) , term (250 ) , dec ( 1 22 ) , dec ( 2 5 0 ) ) ;
a c su pa i r124 : a c su pa i r port map
(PM(123 ) , BM( 3 ) , PM(251 ) , BM( 4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(246 ) , PM(247 ) , term (123 ) , term (251 ) , dec ( 1 23 ) , dec ( 2 5 1 ) ) ;
a c su pa i r125 : a c su pa i r port map
(PM(124 ) , BM( 3 ) , PM(252 ) , BM( 4 ) , c lk , r e s e t c a r r y , msb BMjp ( 4 ) , comp enable ,
reset PM , PM(248 ) , PM(249 ) , term (124 ) , term (252 ) , dec ( 1 24 ) , dec ( 2 5 2 ) ) ;
a c su pa i r126 : a c su pa i r port map
(PM(125 ) , BM( 0 ) , PM(253 ) , BM( 7 ) , c lk , r e s e t c a r r y , msb BMjp ( 7 ) , comp enable ,
reset PM , PM(250 ) , PM(251 ) , term (125 ) , term (253 ) , dec ( 1 25 ) , dec ( 2 5 3 ) ) ;
a c su pa i r127 : a c su pa i r port map
(PM(126 ) , BM( 6 ) , PM(254 ) , BM( 1 ) , c lk , r e s e t c a r r y , msb BMjp ( 1 ) , comp enable ,
reset PM , PM(252 ) , PM(253 ) , term (126 ) , term (254 ) , dec ( 1 26 ) , dec ( 2 5 4 ) ) ;
a c su pa i r128 : a c su pa i r port map
(PM(127 ) , BM( 5 ) , PM(255 ) , BM( 2 ) , c lk , r e s e t c a r r y , msb BMjp ( 2 ) , comp enable ,
reset PM , PM(254 ) , PM(255 ) , term (127 ) , term (255 ) , dec ( 1 27 ) , dec ( 2 5 5 ) ) ;
end s t r u c t ;
A.6 Acstosm.vhd
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . s t d l o g i c a r i t h . a l l ;
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entity acstosm mux i s
port ( c lk , r e s e t : in s t d l o g i c ;
d e c i s i o n i n : in s t d l o g i c v e c t o r ( 0 to 2 5 5 ) ;
t e rm ina t i on in : in s t d l o g i c v e c t o r ( 0 to 2 5 5 ) ;
po in t e r : in s t d l o g i c v e c t o r ( 7 downto 0 ) ;
d e c i s i on ou t , t e rminat i on out : out s t d l o g i c
) ;
end acstosm mux ;
−− The ACSTOSM module s e r ve s the rou t ing o f the de s i r ed dec i s i on b i t
−− i n to the po in t e r f o r su c c e s s i v e updat ing o f the po in t e r and fo r
−− prov id ing the decoded output .
−− I t opera tes as a 256 to 1 decoder and the po in t e r i s i t s s e l e c t .
architecture comb of acstosm mux i s
signal t e rm i n a t i o n r e g i s t e r : s t d l o g i c ;
begin
process ( c lk , r e s e t , po inter , d e c i s i o n i n , t e rminat i on in ,
t e rm i n a t i o n r e g i s t e r )
−−v a r i a b l e t e rm ina t i on va r i a b l e : s t d l o g i c v e c t o r ;
begin
i f r e s e t = ’1 ’ then
t e rm i na t i o n r e g i s t e r <= ’0 ’ ;
e l s i f c l k = ’0 ’ and c lk ’ event then
−−t e rm ina t i on va r i a b l e := t e rm ina t i on r e g i s t e r ;
case po in t e r i s
when ”00000000” => de c i s i o n ou t <= de c i s i o n i n ( 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 0 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00000001” => de c i s i o n ou t <= de c i s i o n i n ( 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 1 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00000010” => de c i s i o n ou t <= de c i s i o n i n ( 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 2 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00000011” => de c i s i o n ou t <= de c i s i o n i n ( 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 3 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00000100” => de c i s i o n ou t <= de c i s i o n i n ( 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 4 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00000101” => de c i s i o n ou t <= de c i s i o n i n ( 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 5 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00000110” => de c i s i o n ou t <= de c i s i o n i n ( 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 6 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00000111” => de c i s i o n ou t <= de c i s i o n i n ( 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 7 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00001000” => de c i s i o n ou t <= de c i s i o n i n ( 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 8 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00001001” => de c i s i o n ou t <= de c i s i o n i n ( 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 9 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00001010” => de c i s i o n ou t <= de c i s i o n i n ( 1 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 1 0 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00001011” => de c i s i o n ou t <= de c i s i o n i n ( 1 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 1 1 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00001100” => de c i s i o n ou t <= de c i s i o n i n ( 1 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 1 2 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00001101” => de c i s i o n ou t <= de c i s i o n i n ( 1 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 1 3 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00001110” => de c i s i o n ou t <= de c i s i o n i n ( 1 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 1 4 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00001111” => de c i s i o n ou t <= de c i s i o n i n ( 1 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 1 5 ) OR t e rm i n a t i o n r e g i s t e r ;
92
when ”00010000” => de c i s i o n ou t <= de c i s i o n i n ( 1 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 1 6 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00010001” => de c i s i o n ou t <= de c i s i o n i n ( 1 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 1 7 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00010010” => de c i s i o n ou t <= de c i s i o n i n ( 1 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 1 8 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00010011” => de c i s i o n ou t <= de c i s i o n i n ( 1 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 1 9 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00010100” => de c i s i o n ou t <= de c i s i o n i n ( 2 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 2 0 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00010101” => de c i s i o n ou t <= de c i s i o n i n ( 2 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 2 1 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00010110” => de c i s i o n ou t <= de c i s i o n i n ( 2 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 2 2 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00010111” => de c i s i o n ou t <= de c i s i o n i n ( 2 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 2 3 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00011000” => de c i s i o n ou t <= de c i s i o n i n ( 2 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 2 4 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00011001” => de c i s i o n ou t <= de c i s i o n i n ( 2 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 2 5 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00011010” => de c i s i o n ou t <= de c i s i o n i n ( 2 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 2 6 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00011011” => de c i s i o n ou t <= de c i s i o n i n ( 2 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 2 7 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00011100” => de c i s i o n ou t <= de c i s i o n i n ( 2 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 2 8 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00011101” => de c i s i o n ou t <= de c i s i o n i n ( 2 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 2 9 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00011110” => de c i s i o n ou t <= de c i s i o n i n ( 3 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 3 0 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00011111” => de c i s i o n ou t <= de c i s i o n i n ( 3 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 3 1 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00100000” => de c i s i o n ou t <= de c i s i o n i n ( 3 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 3 2 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00100001” => de c i s i o n ou t <= de c i s i o n i n ( 3 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 3 3 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00100010” => de c i s i o n ou t <= de c i s i o n i n ( 3 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 3 4 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00100011” => de c i s i o n ou t <= de c i s i o n i n ( 3 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 3 5 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00100100” => de c i s i o n ou t <= de c i s i o n i n ( 3 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 3 6 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00100101” => de c i s i o n ou t <= de c i s i o n i n ( 3 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 3 7 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00100110” => de c i s i o n ou t <= de c i s i o n i n ( 3 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 3 8 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00100111” => de c i s i o n ou t <= de c i s i o n i n ( 3 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 3 9 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00101000” => de c i s i o n ou t <= de c i s i o n i n ( 4 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 4 0 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00101001” => de c i s i o n ou t <= de c i s i o n i n ( 4 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 4 1 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00101010” => de c i s i o n ou t <= de c i s i o n i n ( 4 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 4 2 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00101011” => de c i s i o n ou t <= de c i s i o n i n ( 4 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 4 3 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00101100” => de c i s i o n ou t <= de c i s i o n i n ( 4 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 4 4 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00101101” => de c i s i o n ou t <= de c i s i o n i n ( 4 5 ) ;
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t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 4 5 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00101110” => de c i s i o n ou t <= de c i s i o n i n ( 4 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 4 6 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00101111” => de c i s i o n ou t <= de c i s i o n i n ( 4 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 4 7 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00110000” => de c i s i o n ou t <= de c i s i o n i n ( 4 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 4 8 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00110001” => de c i s i o n ou t <= de c i s i o n i n ( 4 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 4 9 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00110010” => de c i s i o n ou t <= de c i s i o n i n ( 5 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 5 0 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00110011” => de c i s i o n ou t <= de c i s i o n i n ( 5 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 5 1 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00110100” => de c i s i o n ou t <= de c i s i o n i n ( 5 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 5 2 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00110101” => de c i s i o n ou t <= de c i s i o n i n ( 5 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 5 3 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00110110” => de c i s i o n ou t <= de c i s i o n i n ( 5 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 5 4 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00110111” => de c i s i o n ou t <= de c i s i o n i n ( 5 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 5 5 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00111000” => de c i s i o n ou t <= de c i s i o n i n ( 5 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 5 6 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00111001” => de c i s i o n ou t <= de c i s i o n i n ( 5 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 5 7 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00111010” => de c i s i o n ou t <= de c i s i o n i n ( 5 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 5 8 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00111011” => de c i s i o n ou t <= de c i s i o n i n ( 5 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 5 9 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00111100” => de c i s i o n ou t <= de c i s i o n i n ( 6 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 6 0 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00111101” => de c i s i o n ou t <= de c i s i o n i n ( 6 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 6 1 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00111110” => de c i s i o n ou t <= de c i s i o n i n ( 6 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 6 2 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”00111111” => de c i s i o n ou t <= de c i s i o n i n ( 6 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 6 3 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01000000” => de c i s i o n ou t <= de c i s i o n i n (64)
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 6 4 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01000001” => de c i s i o n ou t <= de c i s i o n i n ( 6 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 6 5 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01000010” => de c i s i o n ou t <= de c i s i o n i n ( 6 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 6 6 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01000011” => de c i s i o n ou t <= de c i s i o n i n ( 6 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 6 7 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01000100” => de c i s i o n ou t <= de c i s i o n i n ( 6 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 6 8 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01000101” => de c i s i o n ou t <= de c i s i o n i n ( 6 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 6 9 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01000110” => de c i s i o n ou t <= de c i s i o n i n ( 7 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 7 0 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01000111” => de c i s i o n ou t <= de c i s i o n i n ( 7 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 7 1 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01001000” => de c i s i o n ou t <= de c i s i o n i n ( 7 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 7 2 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01001001” => de c i s i o n ou t <= de c i s i o n i n ( 7 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 7 3 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01001010” => de c i s i o n ou t <= de c i s i o n i n ( 7 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 7 4 ) OR t e rm i n a t i o n r e g i s t e r ;
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when ”01001011” => de c i s i o n ou t <= de c i s i o n i n ( 7 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 7 5 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01001100” => de c i s i o n ou t <= de c i s i o n i n ( 7 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 7 6 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01001101” => de c i s i o n ou t <= de c i s i o n i n ( 7 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 7 7 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01001110” => de c i s i o n ou t <= de c i s i o n i n ( 7 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 7 8 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01001111” => de c i s i o n ou t <= de c i s i o n i n ( 7 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 7 9 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01010000” => de c i s i o n ou t <= de c i s i o n i n ( 8 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 8 0 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01010001” => de c i s i o n ou t <= de c i s i o n i n ( 8 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 8 1 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01010010” => de c i s i o n ou t <= de c i s i o n i n ( 8 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 8 2 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01010011” => de c i s i o n ou t <= de c i s i o n i n ( 8 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 8 3 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01010100” => de c i s i o n ou t <= de c i s i o n i n ( 8 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 8 4 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01010101” => de c i s i o n ou t <= de c i s i o n i n ( 8 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 8 5 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01010110” => de c i s i o n ou t <= de c i s i o n i n ( 8 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 8 6 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01010111” => de c i s i o n ou t <= de c i s i o n i n ( 8 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 8 7 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01011000” => de c i s i o n ou t <= de c i s i o n i n ( 8 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 8 8 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01011001” => de c i s i o n ou t <= de c i s i o n i n ( 8 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 8 9 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01011010” => de c i s i o n ou t <= de c i s i o n i n ( 9 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 9 0 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01011011” => de c i s i o n ou t <= de c i s i o n i n ( 9 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 9 1 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01011100” => de c i s i o n ou t <= de c i s i o n i n ( 9 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 9 2 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01011101” => de c i s i o n ou t <= de c i s i o n i n ( 9 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 9 3 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01011110” => de c i s i o n ou t <= de c i s i o n i n ( 9 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 9 4 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01011111” => de c i s i o n ou t <= de c i s i o n i n ( 9 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 9 5 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01100000” => de c i s i o n ou t <= de c i s i o n i n ( 9 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 9 6 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01100001” => de c i s i o n ou t <= de c i s i o n i n ( 9 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 9 7 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01100010” => de c i s i o n ou t <= de c i s i o n i n ( 9 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 9 8 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01100011” => de c i s i o n ou t <= de c i s i o n i n ( 9 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 9 9 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01100100” => de c i s i o n ou t <= de c i s i o n i n ( 1 0 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 100 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01100101” => de c i s i o n ou t <= de c i s i o n i n ( 1 0 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 101 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01100110” => de c i s i o n ou t <= de c i s i o n i n ( 1 0 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 102 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01100111” => de c i s i o n ou t <= de c i s i o n i n ( 1 0 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 103 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01101000” => de c i s i o n ou t <= de c i s i o n i n ( 1 0 4 ) ;
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t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 104 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01101001” => de c i s i o n ou t <= de c i s i o n i n ( 1 0 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 105 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01101010” => de c i s i o n ou t <= de c i s i o n i n ( 1 0 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 106 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01101011” => de c i s i o n ou t <= de c i s i o n i n ( 1 0 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 107 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01101100” => de c i s i o n ou t <= de c i s i o n i n ( 1 0 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 108 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01101101” => de c i s i o n ou t <= de c i s i o n i n ( 1 0 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 109 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01101110” => de c i s i o n ou t <= de c i s i o n i n ( 1 1 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 110 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01101111” => de c i s i o n ou t <= de c i s i o n i n ( 1 1 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 111 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01110000” => de c i s i o n ou t <= de c i s i o n i n ( 1 1 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 112 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01110001” => de c i s i o n ou t <= de c i s i o n i n ( 1 1 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 113 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01110010” => de c i s i o n ou t <= de c i s i o n i n ( 1 1 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 114 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01110011” => de c i s i o n ou t <= de c i s i o n i n ( 1 1 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 115 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01110100” => de c i s i o n ou t <= de c i s i o n i n ( 1 1 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 116 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01110101” => de c i s i o n ou t <= de c i s i o n i n ( 1 1 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 117 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01110110” => de c i s i o n ou t <= de c i s i o n i n ( 1 1 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 118 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01110111” => de c i s i o n ou t <= de c i s i o n i n ( 1 1 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 119 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01111000” => de c i s i o n ou t <= de c i s i o n i n ( 1 2 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 120 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01111001” => de c i s i o n ou t <= de c i s i o n i n ( 1 2 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 121 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01111010” => de c i s i o n ou t <= de c i s i o n i n ( 1 2 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 122 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01111011” => de c i s i o n ou t <= de c i s i o n i n ( 1 2 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 123 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01111100” => de c i s i o n ou t <= de c i s i o n i n ( 1 2 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 124 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01111101” => de c i s i o n ou t <= de c i s i o n i n ( 1 2 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 125 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01111110” => de c i s i o n ou t <= de c i s i o n i n ( 1 2 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 126 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”01111111” => de c i s i o n ou t <= de c i s i o n i n ( 1 2 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 127 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10000000” => de c i s i o n ou t <= de c i s i o n i n ( 1 2 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 128 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10000001” => de c i s i o n ou t <= de c i s i o n i n ( 1 2 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 129 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10000010” => de c i s i o n ou t <= de c i s i o n i n ( 1 3 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 130 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10000011” => de c i s i o n ou t <= de c i s i o n i n ( 1 3 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 131 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10000100” => de c i s i o n ou t <= de c i s i o n i n ( 1 3 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 132 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10000101” => de c i s i o n ou t <= de c i s i o n i n ( 1 3 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 133 ) OR t e rm i n a t i o n r e g i s t e r ;
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when ”10000110” => de c i s i o n ou t <= de c i s i o n i n ( 1 3 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 134 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10000111” => de c i s i o n ou t <= de c i s i o n i n ( 1 3 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 135 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10001000” => de c i s i o n ou t <= de c i s i o n i n ( 1 3 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 136 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10001001” => de c i s i o n ou t <= de c i s i o n i n ( 1 3 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 137 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10001010” => de c i s i o n ou t <= de c i s i o n i n ( 1 3 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 138 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10001011” => de c i s i o n ou t <= de c i s i o n i n ( 1 3 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 139 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10001100” => de c i s i o n ou t <= de c i s i o n i n ( 1 4 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 140 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10001101” => de c i s i o n ou t <= de c i s i o n i n ( 1 4 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 141 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10001110” => de c i s i o n ou t <= de c i s i o n i n ( 1 4 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 142 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10001111” => de c i s i o n ou t <= de c i s i o n i n ( 1 4 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 143 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10010000” => de c i s i o n ou t <= de c i s i o n i n ( 1 4 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 144 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10010001” => de c i s i o n ou t <= de c i s i o n i n ( 1 4 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 145 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10010010” => de c i s i o n ou t <= de c i s i o n i n ( 1 4 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 146 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10010011” => de c i s i o n ou t <= de c i s i o n i n ( 1 4 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 147 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10010100” => de c i s i o n ou t <= de c i s i o n i n ( 1 4 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 148 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10010101” => de c i s i o n ou t <= de c i s i o n i n ( 1 4 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 149 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10010110” => de c i s i o n ou t <= de c i s i o n i n ( 1 5 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 150 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10010111” => de c i s i o n ou t <= de c i s i o n i n ( 1 5 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 151 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10011000” => de c i s i o n ou t <= de c i s i o n i n ( 1 5 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 152 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10011001” => de c i s i o n ou t <= de c i s i o n i n ( 1 5 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 153 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10011010” => de c i s i o n ou t <= de c i s i o n i n ( 1 5 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 154 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10011011” => de c i s i o n ou t <= de c i s i o n i n ( 1 5 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 155 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10011100” => de c i s i o n ou t <= de c i s i o n i n ( 1 5 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 156 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10011101” => de c i s i o n ou t <= de c i s i o n i n ( 1 5 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 157 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10011110” => de c i s i o n ou t <= de c i s i o n i n ( 1 5 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 158 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10011111” => de c i s i o n ou t <= de c i s i o n i n ( 1 5 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 159 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10100000” => de c i s i o n ou t <= de c i s i o n i n ( 1 6 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 160 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10100001” => de c i s i o n ou t <= de c i s i o n i n ( 1 6 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 161 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10100010” => de c i s i o n ou t <= de c i s i o n i n ( 1 6 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 162 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10100011” => de c i s i o n ou t <= de c i s i o n i n ( 1 6 3 ) ;
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t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 163 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10100100” => de c i s i o n ou t <= de c i s i o n i n ( 1 6 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 164 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10100101” => de c i s i o n ou t <= de c i s i o n i n ( 1 6 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 165 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10100110” => de c i s i o n ou t <= de c i s i o n i n ( 1 6 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 166 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10100111” => de c i s i o n ou t <= de c i s i o n i n ( 1 6 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 167 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10101000” => de c i s i o n ou t <= de c i s i o n i n ( 1 6 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 168 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10101001” => de c i s i o n ou t <= de c i s i o n i n ( 1 6 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 169 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10101010” => de c i s i o n ou t <= de c i s i o n i n ( 1 7 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 170 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10101011” => de c i s i o n ou t <= de c i s i o n i n ( 1 7 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 171 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10101100” => de c i s i o n ou t <= de c i s i o n i n ( 1 7 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 172 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10101101” => de c i s i o n ou t <= de c i s i o n i n ( 1 7 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 173 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10101110” => de c i s i o n ou t <= de c i s i o n i n ( 1 7 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 174 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10101111” => de c i s i o n ou t <= de c i s i o n i n ( 1 7 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 175 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10110000” => de c i s i o n ou t <= de c i s i o n i n ( 1 7 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 176 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10110001” => de c i s i o n ou t <= de c i s i o n i n ( 1 7 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 177 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10110010” => de c i s i o n ou t <= de c i s i o n i n ( 1 7 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 178 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10110011” => de c i s i o n ou t <= de c i s i o n i n ( 1 7 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 179 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10110100” => de c i s i o n ou t <= de c i s i o n i n ( 1 8 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 180 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10110101” => de c i s i o n ou t <= de c i s i o n i n ( 1 8 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 181 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10110110” => de c i s i o n ou t <= de c i s i o n i n ( 1 8 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 182 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10110111” => de c i s i o n ou t <= de c i s i o n i n ( 1 8 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 183 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10111000” => de c i s i o n ou t <= de c i s i o n i n ( 1 8 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 184 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10111001” => de c i s i o n ou t <= de c i s i o n i n ( 1 8 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 185 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10111010” => de c i s i o n ou t <= de c i s i o n i n ( 1 8 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 186 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10111011” => de c i s i o n ou t <= de c i s i o n i n ( 1 8 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 187 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10111100” => de c i s i o n ou t <= de c i s i o n i n ( 1 8 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 188 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10111101” => de c i s i o n ou t <= de c i s i o n i n ( 1 8 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 189 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10111110” => de c i s i o n ou t <= de c i s i o n i n ( 1 9 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 190 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”10111111” => de c i s i o n ou t <= de c i s i o n i n ( 1 9 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 191 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11000000” => de c i s i o n ou t <= de c i s i o n i n ( 1 9 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 192 ) OR t e rm i n a t i o n r e g i s t e r ;
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when ”11000001” => de c i s i o n ou t <= de c i s i o n i n ( 1 9 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 193 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11000010” => de c i s i o n ou t <= de c i s i o n i n ( 1 9 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 194 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11000011” => de c i s i o n ou t <= de c i s i o n i n ( 1 9 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 195 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11000100” => de c i s i o n ou t <= de c i s i o n i n ( 1 9 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 196 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11000101” => de c i s i o n ou t <= de c i s i o n i n ( 1 9 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 197 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11000110” => de c i s i o n ou t <= de c i s i o n i n ( 1 9 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 198 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11000111” => de c i s i o n ou t <= de c i s i o n i n ( 1 9 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 199 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11001000” => de c i s i o n ou t <= de c i s i o n i n ( 2 0 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 200 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11001001” => de c i s i o n ou t <= de c i s i o n i n ( 2 0 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 201 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11001010” => de c i s i o n ou t <= de c i s i o n i n ( 2 0 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 202 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11001011” => de c i s i o n ou t <= de c i s i o n i n ( 2 0 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 203 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11001100” => de c i s i o n ou t <= de c i s i o n i n ( 2 0 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 204 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11001101” => de c i s i o n ou t <= de c i s i o n i n ( 2 0 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 205 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11001110” => de c i s i o n ou t <= de c i s i o n i n ( 2 0 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 206 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11001111” => de c i s i o n ou t <= de c i s i o n i n ( 2 0 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 207 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11010000” => de c i s i o n ou t <= de c i s i o n i n ( 2 0 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 208 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11010001” => de c i s i o n ou t <= de c i s i o n i n ( 2 0 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 209 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11010010” => de c i s i o n ou t <= de c i s i o n i n ( 2 1 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 210 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11010011” => de c i s i o n ou t <= de c i s i o n i n ( 2 1 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 211 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11010100” => de c i s i o n ou t <= de c i s i o n i n ( 2 1 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 212 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11010101” => de c i s i o n ou t <= de c i s i o n i n ( 2 1 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 213 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11010110” => de c i s i o n ou t <= de c i s i o n i n ( 2 1 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 214 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11010111” => de c i s i o n ou t <= de c i s i o n i n ( 2 1 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 215 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11011000” => de c i s i o n ou t <= de c i s i o n i n ( 2 1 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 216 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11011001” => de c i s i o n ou t <= de c i s i o n i n ( 2 1 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 217 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11011010” => de c i s i o n ou t <= de c i s i o n i n ( 2 1 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 218 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11011011” => de c i s i o n ou t <= de c i s i o n i n ( 2 1 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 219 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11011100” => de c i s i o n ou t <= de c i s i o n i n ( 2 2 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 220 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11011101” => de c i s i o n ou t <= de c i s i o n i n ( 2 2 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 221 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11011110” => de c i s i o n ou t <= de c i s i o n i n ( 2 2 2 ) ;
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t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 222 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11011111” => de c i s i o n ou t <= de c i s i o n i n ( 2 2 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 223 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11100000” => de c i s i o n ou t <= de c i s i o n i n ( 2 2 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 224 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11100001” => de c i s i o n ou t <= de c i s i o n i n ( 2 2 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 225 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11100010” => de c i s i o n ou t <= de c i s i o n i n ( 2 2 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 226 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11100011” => de c i s i o n ou t <= de c i s i o n i n ( 2 2 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 227 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11100100” => de c i s i o n ou t <= de c i s i o n i n ( 2 2 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 228 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11100101” => de c i s i o n ou t <= de c i s i o n i n ( 2 2 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 229 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11100110” => de c i s i o n ou t <= de c i s i o n i n ( 2 3 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 230 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11100111” => de c i s i o n ou t <= de c i s i o n i n ( 2 3 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 231 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11101000” => de c i s i o n ou t <= de c i s i o n i n ( 2 3 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 232 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11101001” => de c i s i o n ou t <= de c i s i o n i n ( 2 3 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 233 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11101010” => de c i s i o n ou t <= de c i s i o n i n ( 2 3 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 234 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11101011” => de c i s i o n ou t <= de c i s i o n i n ( 2 3 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 235 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11101100” => de c i s i o n ou t <= de c i s i o n i n ( 2 3 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 236 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11101101” => de c i s i o n ou t <= de c i s i o n i n ( 2 3 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 237 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11101110” => de c i s i o n ou t <= de c i s i o n i n ( 2 3 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 238 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11101111” => de c i s i o n ou t <= de c i s i o n i n ( 2 3 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 239 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11110000” => de c i s i o n ou t <= de c i s i o n i n ( 2 4 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 240 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11110001” => de c i s i o n ou t <= de c i s i o n i n ( 2 4 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 241 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11110010” => de c i s i o n ou t <= de c i s i o n i n ( 2 4 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 242 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11110011” => de c i s i o n ou t <= de c i s i o n i n ( 2 4 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 243 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11110100” => de c i s i o n ou t <= de c i s i o n i n ( 2 4 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 244 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11110101” => de c i s i o n ou t <= de c i s i o n i n ( 2 4 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 245 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11110110” => de c i s i o n ou t <= de c i s i o n i n ( 2 4 6 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 246 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11110111” => de c i s i o n ou t <= de c i s i o n i n ( 2 4 7 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 247 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11111000” => de c i s i o n ou t <= de c i s i o n i n ( 2 4 8 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 248 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11111001” => de c i s i o n ou t <= de c i s i o n i n ( 2 4 9 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 249 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11111010” => de c i s i o n ou t <= de c i s i o n i n ( 2 5 0 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 250 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11111011” => de c i s i o n ou t <= de c i s i o n i n ( 2 5 1 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 251 ) OR t e rm i n a t i o n r e g i s t e r ;
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when ”11111100” => de c i s i o n ou t <= de c i s i o n i n ( 2 5 2 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 252 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11111101” => de c i s i o n ou t <= de c i s i o n i n ( 2 5 3 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 253 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11111110” => de c i s i o n ou t <= de c i s i o n i n ( 2 5 4 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 254 ) OR t e rm i n a t i o n r e g i s t e r ;
when ”11111111” => de c i s i o n ou t <= de c i s i o n i n ( 2 5 5 ) ;
t e rm i n a t i o n r e g i s t e r <= te rm ina t i on in ( 255 ) OR t e rm i n a t i o n r e g i s t e r ;
when others => dec i s i on ou t <= ’0 ’; t e rm in a t i o n r e g i s t e r <=’0 ’;
end case ;
end i f ;
end process ;
t e rminat ion out<=t e rm i n a t i o n r e g i s t e r ;
end comb ;
A.7 Bmu.vhd
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . s t d l o g i c a r i t h . a l l ;
−− The BMU i s opera t ing at the b i t ra t e . I t r e c e i v e s so f t−dec i s i on
−− decoded b i t s in the range {−3 ,3}.
−− The output i s a s igned 5− b i t number ( in 2 ’ s complement format )
entity bmu i s
port ( i0 , i1 , i 2 : in s t d l o g i c v e c t o r ( 2 downto 0 ) ;
bmu000 , bmu001 , bmu010 , bmu011 , bmu100 , bmu101 ,
bmu110 , bmu111 : out s t d l o g i c v e c t o r ( 4 downto 0 )
) ;
end bmu;
architecture r t l of bmu i s
begin
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( i 0 ))+ conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0 ))+
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu000<=temp000 1 ;
end process ;
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( i 0 ))+ conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0))−
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu001<=temp000 1 ;
end process ;
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( i 0 ))− conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0 ))+




process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( i 0 ))− conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0))−
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu011<=temp000 1 ;
end process ;
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r (− conv in t eg e r ( s igned ( i 0 ))+ conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0 ))+
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu100<=temp000 1 ;
end process ;
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r (− conv in t eg e r ( s igned ( i 0 ))+ conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0))−
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu101<=temp000 1 ;
end process ;
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r (− conv in t eg e r ( s igned ( i 0 ))− conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0 ))+
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu110<=temp000 1 ;
end process ;
process ( i0 , i2 , i 1 )
variable temp000 0 , temp000 1 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
temp000 0 := c onv s t d l o g i c v e c t o r (− conv in t eg e r ( s igned ( i 0 ))− conv in t eg e r ( s igned ( i 1 ) ) , 5 ) ;
temp000 1 := c onv s t d l o g i c v e c t o r ( c onv in t eg e r ( s igned ( temp000 0))−
conv in t eg e r ( s igned ( i 2 ) ) , 5 ) ;
bmu111<=temp000 1 ;
end process ;
end r t l ;
A.8 Pointer.vhd
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . s t d l o g i c a r i t h . a l l ;
entity po in t e r i s
generic ( r e s e t v a l u e : i n t e g e r :=0) ;
−−0 i s j u s t the d e f a u l t va lue ;
port ( msb : in s t d l o g i c v e c t o r ( 7 downto 0 ) ;
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c lk , r e s e t , new bit : in s t d l o g i c ;
po i n t e r ou t : out s t d l o g i c v e c t o r ( 7 downto 0 ) ) ;
end po in t e r ;
−− The po in te r po in t s to the current s t a t e in the decoding t r e l l i s .
−− The most s i g n i f i c a n t b i t o f the po in t e r i s c i r c u l a r and i s determined
−− by the output o f the msb module .
architecture r t l of po in t e r i s
signal p o i n t e r r e g i s t e r : s t d l o g i c v e c t o r ( 7 downto 0 ) ;
begin
process ( r e s e t , c lk , p o i n t e r r e g i s t e r , new bit )
begin
i f r e s e t = ’1 ’ then
p o i n t e r r e g i s t e r <=conv s t d l o g i c v e c t o r ( r e s e t va l u e , 8 ) ;
po in te r out<=conv s t d l o g i c v e c t o r ( r e s e t va l u e , 8 ) ;
e l s i f c l k = ’1 ’ and c lk ’ event then
case msb i s
when ”10000000” => p o i n t e r r e g i s t e r (7)<=new bit ;
po in te r out<=p o i n t e r r e g i s t e r ( 6 downto 0 ) & new bit ;
when ”01000000” => p o i n t e r r e g i s t e r (6) <= new bit ;
po in te r out<=p o i n t e r r e g i s t e r ( 5 downto 0 ) & p o i n t e r r e g i s t e r (7)& new bit ;
when ”00100000” => p o i n t e r r e g i s t e r (5) <= new bit ;
po in te r out<=p o i n t e r r e g i s t e r ( 4 downto 0) & p o i n t e r r e g i s t e r ( 7 downto 6)& new bit ;
when ”00010000” => p o i n t e r r e g i s t e r (4) <= new bit ;
po in te r out<=p o i n t e r r e g i s t e r ( 3 downto 0) & p o i n t e r r e g i s t e r ( 7 downto 5)& new bit ;
when ”00001000” => p o i n t e r r e g i s t e r (3) <= new bit ;
po in te r out<=p o i n t e r r e g i s t e r ( 2 downto 0) & p o i n t e r r e g i s t e r ( 7 downto 4)& new bit ;
when ”00000100” => p o i n t e r r e g i s t e r (2) <= new bit ;
po in te r out<=p o i n t e r r e g i s t e r ( 1 downto 0) & p o i n t e r r e g i s t e r ( 7 downto 3)& new bit ;
when ”00000010” => p o i n t e r r e g i s t e r (1) <= new bit ;
po in te r out<=p o i n t e r r e g i s t e r (0 ) & p o i n t e r r e g i s t e r ( 7 downto 2 ) & new bit ;
when ”00000001” => p o i n t e r r e g i s t e r (0) <= new bit ;
po in te r out<=p o i n t e r r e g i s t e r ( 7 downto 1 ) & new bit ;
when others=> p o i n t e r r e g i s t e r (7) <=new bit ;
po in te r out<=p o i n t e r r e g i s t e r ;
end case ;
end i f ;
end process ;
end r t l ;
A.9 Comparator.vhd
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . s t d l o g i c a r i t h . a l l ;
entity comparator i s
port ( data random , clk , da ta ou t i n : in s t d l o g i c ;
s t a tu s : out s t d l o g i c ) ;
end comparator ;
−− The comparator compares the de layed ver s ion o f the input
−− to the encoder with the output o f the decoder .
architecture r t l of comparator i s
signal data random delayed : s t d l o g i c v e c t o r (11 downto 0 ) ;
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−−input to encoder
signal data out de layed : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
−−output o f the decoder
signal c l k i n t e r n a l : s t d l o g i c ;
begin
process ( data random , clk , da ta ou t i n )
begin
i f c l k = ’0 ’ and c lk ’ event then
data random delayed (11 downto 0)<= data random & data random delayed (11 downto 1 ) ;
data out de layed ( 9 downto 0)<= data ou t in & data out de layed ( 9 downto 1 ) ;
end i f ;
end process ;
c l k i n t e r n a l <=c lk ;
process ( data random , c l k i n t e r n a l , data out in , data random delayed )
begin
i f c l k i n t e r n a l = ’1 ’ then
i f data random delayed ( 9 downto 0)= data out de layed ( 9 downto 0 ) then
s tatus <=’1 ’;
else
s tatus <=’0 ’;
end i f ;
end i f ;
end process ;
end r t l ;
A.10 Ledcounter.vhd
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . s t d l o g i c a r i t h . a l l ;
use i e e e . s t d l o g i c un s i g n ed . a l l ;
entity l edcounte r i s
port ( c lk , r e s e t , s t a tu s : in s t d l o g i c ;
l ed : out s t d l o g i c v e c t o r ( 3 downto 0 ) ;
l t 1 l e d : out s t d l o g i c v e c t o r ( 7 downto 0 ) ) ;
end l edcounte r ;
−− This module s e r ve s t e s t i n g the f u n c t i o n a l i t y o f the des ign .
−− I f the output o f the comparator ( s t a t u s ) i n d i c a t e s high , then the
−− decoder i s f unc t i on ing c o r r e c t l y and the l edcount s i g n a l counts up .
−− When the s t a t u s s i g n a l i s low ind i c a t i n g a wrong output ,
−− the badcount s i g n a l counts up .
−− Eight l e d s on the RPP systems were reserved f o r the co r r ec t
−− f u n c t i o n a l i t y and four other l e d s are reserved f o r the i n co r r e c t
−− f u n c t i o n a l i t y i nd i c a t i on .
architecture r t l of l edcounte r i s
signal l edcount : s t d l o g i c v e c t o r (25 downto 0 ) ;
signal badcount : s t d l o g i c v e c t o r ( 2 downto 0 ) ;
begin
process ( r e s e t , c lk , s tatus , l edcount )
begin
i f r e s e t = ’1 ’ then
l edcount <= (others = > ’0 ’ ) ;
e l s i f ( c lk ’ event and c l k = ’1 ’ ) then
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i f s t a tu s = ’1 ’ then
ledcount<=unsigned ( ledcount ) + 1 ;
end i f ;
end i f ;
end process ;
process ( r e s e t , c lk , s tatus , l edcount )
begin
i f r e s e t = ’1 ’ then
badcount <= (others = > ’0 ’ ) ;
e l s i f ( c lk ’ event and c l k = ’1 ’ ) then
i f s t a tu s = ’0 ’ then
badcount<=unsigned ( badcount ) + 1 ;
end i f ;
end i f ;
end process ;
process ( l edcount (25 downto 23 ) )
−− Only the three most s i g n i f i c a n t b i t s were used , such tha t the
−− normal eye can f o l l ow the f l a s h i n g o f the l e d s .
begin
case l edcount (25 downto 2 3 ) i s
when ”000” => LT1 LED <= ”00000001” ;
when ”001” => LT1 LED <= ”00000010” ;
when ”010” => LT1 LED <= ”00000100” ;
when ”011” => LT1 LED <= ”00001000” ;
when ”100” => LT1 LED <= ”00010000” ;
when ”101” => LT1 LED <= ”00100000” ;
when ”110” => LT1 LED <= ”01000000” ;
when ”111” => LT1 LED <= ”10000000” ;
when others => LT1 LED <= ”11111111” ;
end case ;
end process ;
process ( badcount ( 2 downto 0 ) )
begin
case badcount ( 2 downto 0 ) i s
when ”000” => LED <= ”0001” ;
when ”001” => LED <= ”0010” ;
when ”010” => LED <= ”0100” ;
when ”011” => LED <= ”1000” ;
when ”100” => LED <= ”0001” ;
when ”101” => LED <= ”0010” ;
when ”110” => LED <= ”0100” ;
when ”111” => LED <= ”1000” ;
when others => LED <= ”1111” ;
end case ;
end process ;
end r t l ;
A.11 Viterbi.vhd
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
−− This i s the top v i t e r b i decoder .
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entity v i t e r b i i s
port ( c lk , s t a r t o u t : in s t d l o g i c ;
data out , term out : out s t d l o g i c ;
l ed : out s t d l o g i c v e c t o r ( 3 downto 0 ) ;
l t 1 l e d : out s t d l o g i c v e c t o r ( 7 downto 0 )
) ;
end v i t e r b i ;
architecture s t r u c t of v i t e r b i i s
component comparator
port ( data random , clk , da ta ou t i n : in s t d l o g i c ;
s t a tu s : out s t d l o g i c ) ;
end component ;
component encoder
port ( data in , r e s e t , c l k : in s t d l o g i c ;
i0 , i1 , i 2 : out s t d l o g i c v e c t o r ( 2 downto 0 )
) ;
end component ;
component c o n t r o l l e r
port ( clk w0 , s t a r t : in s t d l o g i c ;
clk mp , c l k encode r : out s t d l o g i c ;
r e s e t encode r , r e s e t mp l : out s t d l o g i c ;
reset PM , r e s e t p2 s , r e s e t comp car ry : out s t d l o g i c
) ;
end component ;
component po in t e r
generic ( r e s e t v a l u e : i n t e g e r :=0) ;
−−0 i s j u s t the d e f a u l t va lue ;
port ( msb : in s t d l o g i c v e c t o r ( 7 downto 0 ) ;
c lk , r e s e t , new bit : in s t d l o g i c ;




port ( c lk , r e s e t : in s t d l o g i c ;
d e c i s i o n i n : in s t d l o g i c v e c t o r ( 0 to 2 5 5 ) ;
t e rm ina t i on in : in s t d l o g i c v e c t o r ( 0 to 2 5 5 ) ;
po in t e r : in s t d l o g i c v e c t o r ( 7 downto 0 ) ;




port ( i0 , i1 , i 2 : in s t d l o g i c v e c t o r ( 2 downto 0 ) ;
bmu000 , bmu001 , bmu010 , bmu011 , bmu100 , bmu101 , bmu110 ,
bmu111 : out s t d l o g i c v e c t o r ( 4 downto 0 ) ) ;
end component ;
component p2s b lock
port ( r e s e t , c l k : in s t d l o g i c ;
bmu000 , bmu001 , bmu010 , bmu011 , bmu100 , bmu101 , bmu110 ,
bmu111 : in s t d l o g i c v e c t o r ( 4 downto 0 ) ;




component ac su b lock
port ( BM, msb BMjp : s t d l o g i c v e c t o r ( 0 to 7 ) ;
c lk , r e s e t c a r r y : in s t d l o g i c ;
comp enable , reset PM : in s t d l o g i c ;




port ( c lk , r e s e t : in s t d l o g i c ;
msb : out s t d l o g i c v e c t o r ( 7 downto 0 )
) ;
end component ;
component l f s r
port ( c l o ck : s t d l o g i c ;
r e s e t : s t d l o g i c ;
data out : out s t d l o g i c
) ;
end component ;
component l edcounte r
port ( c lk , r e s e t , s t a tu s : in s t d l o g i c ;
l ed : out s t d l o g i c v e c t o r ( 3 downto 0 ) ;
l t 1 l e d : out s t d l o g i c v e c t o r ( 7 downto 0 )
) ;
end component ;
signal reset mpl , reset PM , r e s e t p2 s , r e s e t encode r , d e c i n t e r n a l : s t d l o g i c ;
signal s t a tu s : s t d l o g i c ;
signal data random , rese t comp carry , clk mp , c l k encode r : s t d l o g i c ;
signal dec , term : s t d l o g i c v e c t o r ( 0 to 2 5 5 ) ;
signal BM : s t d l o g i c v e c t o r ( 0 to 7 ) ;
signal msb BMjp : s t d l o g i c v e c t o r ( 0 to 7 ) ;
signal msb signal , p o i n t e r i n t e r n a l : s t d l o g i c v e c t o r ( 7 downto 0 ) ;
signal bmu000 , bmu001 , bmu010 , bmu011 , bmu100 , bmu101 , bmu110 ,
bmu111 : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
signal i0 , i1 , i 2 : s t d l o g i c v e c t o r ( 2 downto 0 ) ;
signal s t a r t : s t d l o g i c ;
begin
s t a r t<=not ( s t a r t o u t ) ;
l edcounteru : l edcounte r port map ( clk mp , s ta r t , s tatus , led , l t 1 l e d ) ;
l f s r u : l f s r port map ( clk mp , s ta r t , data random ) ;
comparatoru : comparator port map ( data random , clk mp , d e c i n t e rna l , s t a tu s ) ;
c o n t r o l l e r u : c o n t r o l l e r port map ( c lk , s t a r t , clk mp , c lk encoder ,
r e s e t encode r , reset mpl , reset PM , r e s e t p2 s , r e s e t comp car ry ) ;
encoderu : encoder port map ( data random , r e s e t encode r , r e s e t p2 s , i0 , i1 , i 2 ) ;












po inte ru : po in t e r generic map(0 )
port map( msb s ignal , clk mp , reset mpl , d e c i n t e rna l ,
p o i n t e r i n t e r n a l ) ;
acstosmu : acstosm mux port map ( re se t comp carry , reset mpl , dec , term , p o i n t e r i n t e r n a l ,
d e c i n t e rna l , term out ) ;
p2s b locku : p2s b lock port map ( re se t comp carry , c lk , bmu000 , bmu001 ,
bmu010 , bmu011 , bmu100 , bmu101 , bmu110 , bmu111 ,BM) ;
acsu b locku : ac su b lock port map (BM=>BM,
msb BMjp=>msb BMjp ,
c l k=>c lk , r e s e t c a r r y=>re se t comp carry ,
comp enable=>c lk encoder , reset PM=>reset PM ,
term=>term , dec=>dec ) ;
process ( bmu000 , bmu001 , bmu010 , bmu011 , bmu100 , bmu101 , bmu110 , bmu111 , re se t comp carry ,
msb BMjp , s t a r t )
begin
i f s t a r t = ’1 ’ then
msb BMjp<=”00000000” ;
e l s i f r e s e t comp car ry = ’0 ’ and re se t comp carry ’ event then
msb BMjp(0)<=bmu000 ( 4 ) ;
msb BMjp(1)<=bmu001 ( 4 ) ;
msb BMjp(2)<=bmu010 ( 4 ) ;
msb BMjp(3)<=bmu011 ( 4 ) ;
msb BMjp(4)<=bmu100 ( 4 ) ;
msb BMjp(5)<=bmu101 ( 4 ) ;
msb BMjp(6)<=bmu110 ( 4 ) ;
msb BMjp(7)<=bmu111 ( 4 ) ;
end i f ;
end process ;
msbu : msb port map ( clk mp , reset mpl , msb s igna l ) ;
data out<=de c i n t e r n a l ;
end s t r u c t ;
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Appendix B
Inputs of the ACSUs
Table B.1: ACSU modules connections with PMs and BMs
ACSU PMi, PMj BMi, BMj
0 000000000, 100000000 000, 111
1 010000000, 110000000 011, 100
2 001000000, 101000000 101, 010
3 011000000, 111000000 110, 001
4 000100000, 100100000 110, 001
5 010100000, 110100000 101, 010
6 001100000, 101100000 011, 100
7 011100000, 111100000 000, 111
8 000010000, 100010000 010, 101
9 010010000, 110010000 001, 110
10 001010000, 101010000 111, 000
11 011010000, 111010000 100, 011
12 000110000, 100110000 100, 011
13 010110000, 110110000 111, 000
14 001110000, 101110000 001, 110
15 011110000, 111110000 010, 101
16 000001000, 100001000 101, 010
17 010001000, 110001000 110, 001
18 001001000, 101001000 000, 111
19 011001000, 111001000 011, 100
20 000101000, 100101000 011, 100
21 010101000, 110101000 000, 111
22 001101000, 101101000 110, 001
23 011101000, 111101000 101, 010
24 000011000, 100011000 111, 000
25 010011000, 110011000 100, 011
26 001011000, 101011000 010, 101
27 011011000, 111011000 001, 110
28 000111000, 100111000 001, 110
29 010111000, 110111000 010, 101







Table B.1: ACSU modules connections with PMs and BMs (continued)
























































Table B.1: ACSU modules connections with PMs and BMs (continued)
ACSU PMi, PMj BMi, BMj
90 001011010,101011010 100,011
91 011011010,111011010 111,000
92 000111010,100111010 111,000
93 010111010,110111010 100,011
94 001111010,101111010 010,101
95 011111010,111111010 001,110
96 000000110,100000110 010,101
97 010000110,110000110 001,110
98 001000110,101000110 111,000
99 011000110,111000110 100,011
100 000100110,100100110 100,011
101 010100110,110100110 111,000
102 001100110,101100110 001,110
103 011100110,111100110 010,101
104 000010110,100010110 000,111
105 010010110,110010110 011,100
106 001010110,101010110 101,010
107 011010110,111010110 110,001
108 000110110,100110110 110,001
109 010110110,110110110 101,010
110 001110110,101110110 011,100
111 011110110,111110110 000,111
112 000001110,100001110 111,000
113 010001110,110001110 100,011
114 001001110,101001110 010,101
115 011001110,111001110 001,110
116 000101110,100101110 001,110
117 010101110,110101110 010101
118 001101110,101101110 100,011
119 011101110,111101110 111,000
120 000011110,100011110 101,010
121 010011110,110011110 110,001
122 001011110,101011110 000,111
123 011011110,111011110 011,100
124 000111110,100111110 011,100
125 010111110,110111110 000,111
126 001111110,101111110 110,001
127 011111110,111111110 101,010
111
